Abstract
We live in a technologically advanced society. The use of diverse electronic gadgets is interwoven with even the most fundamental aspects of our daily lives. They increase and smoothen the pace of our life. The multiplier component controls the speed of most electronic systems. The multiplier module is a significant component of high-speed applications that employ the IEEE 754–2008 standard for single precision FPUs. Several existing methods have been included to enhance the multiplier's speed of operation. They have, however, not demonstrated a substantial difference in speed, raising it by a maximum of 1.182 times. As a result, we presented “Vedic Design,” a novel algorithm with a distinctive architecture. When this was simulated in Vivado, it improved the multiplier's speed by 3.4478 times, resulting in a multiplier that is nearly 3.5 times more efficient. The gadget is better equipped to function as a result of the reduced computational path latency.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Kishore P, Sravanthi P, Deepthi G, Rashmitha A (2021) Chapter 41 a review on comparative analysis of add-shift multiplier and array multiplier performance parameters. Springer Science and Business Media LLC
Mohapatra A, Bisoyi A (2008) Design of novel Vedic and shift-add multipliers for single precision IEEE 754–2008 floating-point unit applications. In: High speed applications
Musala S, Neelam AK, Bharath Sreenivasulu V, Vijaya Vardhan K (2021) Concurrent error detectable and self-repairable carry select adder. Int J Electron
Booth AD, Britten KHV (1947) General considerations in the design of an electronic computer
Booth AD (1951) A signed binary multiplication technique. Q J Mech Appl Mech 4(pt. 2):236–240
Bisoyi A, Baral M, Senapati MK (2014) Comparison of a 32-bit Vedic multiplier with a conventional binary multiplier. In: IEEE international conference on advanced communication control and computing technologies (lCACCCT)
Haripriya TK, Sajesh KU (2017) VHDL implementation of novel squaring circuit based on Vedic mathematics. In: 2nd IEEE international conference on recent trends in electronics, information and communication technology (RTEICT), pp 1549–1552
Rai P, Kumar S (2014) Design of floating-point multiplier using vedic aphorisms. Int J Eng Trends Technol 11(3):123–126
Camus V, Schlachter J, Enz C, Gautschi M, Gurkaynak FK (2016) Approximate 32-bit floating-point unit design with 53% power-area product reduction. In: ESSCIRC conference 2016: 42nd european solidstate circuits conference, pp 465–468
Kahar DK, Mehta H (2017) High speed vedic multiplier used international vedic Conference mathematics. In: Intelligent computing and control systems (ICICCS), Madurai, pp 356–359
Itawadiya AK, Mahle R, Patel V, Kumar D (2013) Design a DSP operations using Vedic mathematics. In: International conference on communication and signal processing, Melmaruvathur, pp 897–902
Prabhu AS, Elakya V (2012) Design of modified low power booth multiplier. In: 2012 International conference on computing, communication and applications, pp 1–6
Tsoumanis K, Xydis S, Efstathiou C, Moschopoulos N, Pekmestzi K (2014) An optimized modified booth recoder for efficient design of the add-multiply operator. IEEE Trans Circuits Syst I Regul Pap 61(4):1133–1143
Antelo E, Montuschi P, Nannarelli A (2017) Improved 64-bit Radix-16 booth multiplier based on partial product array height reduction. IEEE Trans Circuits Syst I Regul Pap 64(2):409–418
Saleh H, Swartzlander EE (2008) A floating point fused add subtract unit. In: Proceedings IEEE midwest symposium circuits and systems (MWSCAS)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Sudhamsu Preetham, J.V.R., Nethra, P., Chandrasekhar, D., Akhila, M., Arun Vignesh, N., Panigrahy, A.K. (2023). Vedic Multiplier for High-Speed Applications. In: Bhateja, V., Mohanty, J.R., Flores Fuentes, W., Maharatna, K. (eds) Communication, Software and Networks. Lecture Notes in Networks and Systems, vol 493. Springer, Singapore. https://doi.org/10.1007/978-981-19-4990-6_31
Download citation
DOI: https://doi.org/10.1007/978-981-19-4990-6_31
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-19-4989-0
Online ISBN: 978-981-19-4990-6
eBook Packages: EngineeringEngineering (R0)