Skip to main content

A Design and Implementation of Ring Oscillator Physically Unclonable Function Using the Xilinx FPGA

  • Chapter
  • First Online:
Intelligent Systems for Social Good

Abstract

Embedded and IoT applications are becoming an essential part of our day-to-day activities. Billions of devices are getting connected through IoT infrastructure. Intellectual Properties (IP) are used to develop embedded and IoT applications. IoT devices and IPs risk of hardware security and counterfeiting of electronic components. Traditional cryptographic methods necessitate costly memory to store the security key with powerful computers to execute them. These criteria are difficult to meet for tiny embedded and IoT infrastructure. If the attacker obtains the key, the entire cryptographic system will be in trouble. PUF (physically unclonable function) is a viable technique for successfully and efficiently addressing these issues. A PUF generates a unique response as a device-specific signature to identify an integrated circuit (IC). Apart from that, the PUF is tamper-proof against physically invasive attacks. A PUF safeguards against IP theft and counterfeiting because of these capabilities. Chip authentication, reverse engineering, secure key generation, and trustworthy computing are all issues that researchers must be solved. Arbiter PUF and Ring Oscillator PUF are the most popular ‘delay’ based PUF. In this chapter, Ring-oscillator PUF is implemented on the Xilinx Zed board (ZYNQ Evaluation and Development Kit xc7z020clg484-1) FPGA using Xilinx Vivado 2016.1

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 99.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 129.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 179.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Kumar, M.A., Bhakthavatchalu, R.: FPGA based delay PUF implementation for security applications. In: IEEE International Conference on Technological Advancements in Power and Energy (TAP Energy). Kollam, India (2017)

    Google Scholar 

  2. Yin, C., Qu, G., Zhou, Q.: Design and implementation of a Group-based RO PUF. In: Automation & Test in Europe Conference & Exhibition. Grenoble, France (2013)

    Google Scholar 

  3. Lim, D., Lee, J.W., Gassend, B., Suh, G.E., van Dijk, M., Devadas, S.: Extracting secret keys from integrated circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 13, 1200–1205 (2005)

    Google Scholar 

  4. Bernard, F., Fischer, V., Costea, C., Fouquet, R.: Implementation of ring-oscillators-based physical unclonable functions with independent bits in the response. Int. J. Reconfig. Comput, 2012, 13 (2012)

    Google Scholar 

  5. Suh, G.E., Devadas, S.: Physical unclonable functions for device authentication and secret key generation. In: 44th ACM/IEEE Design Automation Conference. San Diego, CA (2007)

    Google Scholar 

  6. Handschuh, H., Schrijen, G.-J., Tuyls, P.: Hardware intrinsic security from physically unclonable functions. In: Sadeghi, A.-R., Naccache, D. (eds.) Towards Hardware-Intrinsic Security, Information Security and Cryptography, pp. 39–53. Springer, Berlin Heidelberg (2011). https://doi.org/10.1007/978-3-642-14452-3_2

  7. Wallrabenstein, J.R.: Practical and secure IoT device authentication using physical unclonable functions. In: 2016 IEEE 4th International Conference on Future Internet of Things and Cloud (FiCloud), pp. 99–106. Vienna (2016)

    Google Scholar 

  8. Kodýtek F., Lórencz, R.: A design of ring oscillator based PUF on FPGA. In: IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, pp. 37–42. IEEE (2015)

    Google Scholar 

  9. Bhargava, M., Mai K.: An efficient reliable PUF-based cryptographic key generator in 65nm CMOS design. In: Automation & Test: in Europe Conference & Exhibition. Dresden (2014)

    Google Scholar 

  10. Alkatheiri, M.S., Zhuang, Y., Korobkov, M., Sangi, A.R.: An experimental study of the state-of-the-art PUFs implemented on FPGAs. In: IEEE Conference on Dependable and Secure Computing. Taipei, Taiwan (2017)

    Google Scholar 

  11. Kokila, J., Ramasubramanian, N.: Enhanced authentication using hybrid PUF with FSM for protecting IPs of SoC FPGAs. J. Electron. Test. 35, 543–558. (2019)

    Google Scholar 

  12. The Xilinx Xilinx Vivado Design Suite User Guide Synthesis UG901 (v2019.2) - January 27, 2020

    Google Scholar 

  13. Pappu, R., Recht, S.B., Taylor, J., Gershenfeld, N.: Physical one-way functions. Sci. J. 5589. 297, 2026–2030

    Google Scholar 

  14. Morozov, S., Maiti, A., Schaumont, P.: A comparative analysis of delay based PUF implementations on FPGA: IACR. Cryptol. ePrint Arch. 629 (2009)

    Google Scholar 

  15. Kulkarni, S., Vani, R.M., Hunagund, P.V.: FPGA based hardware security for edge devices in internet of things. In: 5th International Conference on Communication and Electronics Systems (ICCES), pp. 1133–1138. IEEE, Coimbatore, India (2020)

    Google Scholar 

  16. Maiti, A., Schaumont, P.: Improved ring oscillator PUF: an FPGA-friendly secure primitive. J. Cryptogr. 24, 375–397 (2011)

    Google Scholar 

  17. Tajik, S., Dietz, E., Frohmann, S., Seifert, J.-P., Nedospasov, D., Helfmeier, C., Boit, C., Dittrich, H.: Physical characterization of arbiter PUFs. Springer, Berlin Heidelberg (2014)

    Google Scholar 

  18. Gehrer, S., Leger, S., Sigl, G.: Aging effects on ring-oscillator-based physical unclonable functions on FPGAs. In: 2015 International Conference on ReConfigurable Computing and FPGAs (ReConFigure). Mexico City (2015)

    Google Scholar 

  19. Xin, X., Kaps, J.-P., Gaj, K.: A configurable ring-oscillator-based PUF for Xilinx FPGAs. In: 4th Euromicro Conference on Digital System Design—Oulu, pp. 651–657 (2011)

    Google Scholar 

  20. Lee, J.W., Lim, D., Gassend, B., Suh, G.E., van Dijk, M., Devadas, S.: A technique to build a secret key in integrated circuits for identification and authentication applications. In: Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525), pp. 176–179. IEEE, Honolulu, HI, USA (2004)

    Google Scholar 

  21. Eiroa, S., Baturone, I.: An analysis of ring oscillator PUF behavior on FPGAs. In: International Conference on Field-Programmable Technology, New Delhi, India, pp. 1–4 (2011)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Swati Kulkarni .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Kulkarni, S., Vani, R.M., Hunagund, P.V. (2022). A Design and Implementation of Ring Oscillator Physically Unclonable Function Using the Xilinx FPGA. In: Mukherjee, S., Muppalaneni, N.B., Bhattacharya, S., Pradhan, A.K. (eds) Intelligent Systems for Social Good. Advanced Technologies and Societal Change. Springer, Singapore. https://doi.org/10.1007/978-981-19-0770-8_13

Download citation

  • DOI: https://doi.org/10.1007/978-981-19-0770-8_13

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-19-0769-2

  • Online ISBN: 978-981-19-0770-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics