Abstract
A multilevel inverter is a widely used electrical apparatus for the purpose of power conversion. The unique topology of an asymmetrical inverter is suggested to obtain the same output voltage with lower losses using a less number of switches and DC input sources when compared to traditional topologies. The suggested topology delivers an improved output waveform having low total harmonic distortion (THD) and less switch count leads to a reduction in the size and overall installation cost of the inverter circuit. In this paper, a nine-level asymmetrical multilevel inverter is analyzed by MATLAB/Simulink R2013b software version, and a comparative study of THD analysis between different pulse width modulation (PWM) techniques and required power components between conventional and proposed topology is done.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Baker RH (1980) High-voltage converter circuits. U.S. patent Number 4, 203, 51, May 1980
Nabe I, Takahashi, Akagi H (1981) A new neutral point clamped PWM in verter. IEEE Trans Ind Applicant 1A-17:518–523, Sep/Oct 1981
Hosein Samsami, Asghar Taheri, Rahim Samanbakhsh (2017) New bidirectional multi-level inverter topology with staircase cascading for symmetric and asymmetric structures. In IET power electronics
Gupta SK, Bansal P (2018) Reduced device count asymmetrical multilevel in-verter topology using different PWM techniques. In: 2018 2nd IEEE international conference on power electronics, intelligent control and energy systems (ICPEICES), Delhi, India, 2018, pp 343–348, https://doi.org/10.1109/ICPEICES.2018.8897284.
Babaei E (2010) Optimal topologies for cascaded Sub-multilevel converters. Power Electron 2(3):251–261 May
Holmes DG, McGrath BP (2001) Opportunities for harmonic cancellation with carrier-based PWM for two-level and multilevel cascaded inverters. IEEE Trans Ind Applicate 37:574–582, Mar/Apr
Sahoo SK, Ramulu A, Prakash J, Deeksha (2012) Performance analysis and simulation of five level and seven level single phase multilevel inverters. In Third international conference on sustainable energy and intelligent system (SEISCON 2012), VCTW, Tamilnadu, India, 27–29 Dec
Najafi E, Halim Mohamed Yatim A (2012) Design and implementation of a new multilevel inverter topology. IEEE Trans Industr Electron 59(11), November 2012
Gupta SK, Rathore K, Bansal P.Design and analysis of a new 31-level asymmetrical multilevel inverter topology with different PWM techniques. In 2018 3rd international innovative applications of computational intelligence on power, energy and controls with their impact on humanity (CIPECH), pp. 1–7. https://doi.org/10.1109/CIPECH.2018.8724251
Acknowledgements
The authors would like to express their gratitude to the Department of Electrical Engineering, SRGI Jhansi for constant support and guidance for the completion of this work.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Gupta, S.K. et al. (2022). A New Single-Phase Asymmetrical Multilevel Inverter Topology with Reduced Switching Devices for Different Pulse Width Modulation Techniques. In: Mallick, P.K., Bhoi, A.K., González-Briones, A., Pattnaik, P.K. (eds) Electronic Systems and Intelligent Computing. Lecture Notes in Electrical Engineering, vol 860. Springer, Singapore. https://doi.org/10.1007/978-981-16-9488-2_15
Download citation
DOI: https://doi.org/10.1007/978-981-16-9488-2_15
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-16-9487-5
Online ISBN: 978-981-16-9488-2
eBook Packages: EngineeringEngineering (R0)