Skip to main content

Selective Harmonic Elimination for Cascade Multilevel Inverter Using Genetic Algorithm

  • Conference paper
  • First Online:
Smart Structures in Energy Infrastructure

Part of the book series: Studies in Infrastructure and Control ((sic))

Abstract

Multilevel inverter is popular for its merits and good characteristics. Among many topologies of multilevel inverter, cascade topology is known for its modular construction and viability in high-power applications. The low frequency selective harmonic elimination technique comprising nonlinear transcendental equations which is used to reduce the harmonics of output voltage. There are various methods of optimization to solve nonlinear transcendental equations out of which genetic algorithm is the biological evolutionary mechanism. This paper work analyzes the operation of an eleven-level cascade multilevel inverter which uses the selective harmonic exclusion approach to evaluate the values of optimal switching angles using genetic algorithm in order to minimize the harmonics of the output voltage.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 249.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. M. Srndovic, A. Zhetessov, T. Alizadeh, Y.L. Familiant, G. Grandi, A. Ruderman, Simultaneous selective harmonic elimination and THD minimization for a single-phase multilevel inverter with staircase modulation. IEEE Trans. Ind. Appl. 54(2), 1532–1541 (2018). https://doi.org/10.1109/TIA.2017.2775178

  2. B. Ahmed, K.A. Aganah, M. Ndoye, M.A. Arif, C. Luciano, G.V. Murphy, Single-phase cascaded multilevel inverter topology for distributed DC sources, in 2017 IEEE 8th Annual Ubiquitous Computing, Electronics and Mobile Communication Conference (UEMCON), New York, NY, 2017, pp. 514–519. https://doi.org/10.1109/UEMCON.2017.8248980

  3. H. Gupta, A. Yadav, S. Maurya, Cascade multilevel inverter based topology with reduced switch count, in 2020 4th International Conference on Electronics, Communication and Aerospace Technology (ICECA), Coimbatore, India, 2020, pp. 150–154. https://doi.org/10.1109/ICECA49313.2020.9297539

  4. H.R. Massrur, T. Niknam, M. Mardaneh, A.H. Rajaei, Harmonic elimination in multilevel inverters under unbalanced voltages and switching deviation using a new stochastic strategy. IEEE Trans. Ind. Inf. 12(2), 716–725 (2016). https://doi.org/10.1109/TII.2016.2529589

    Article  Google Scholar 

  5. C. Buccella, M.G. Cimoroni, M. Tinari, C. Cecati, A new pulse active width modulation for multilevel converters. IEEE Trans. Power Electron. 34(8), 7221–7229 (2019). https://doi.org/10.1109/TPEL.2018.2878967

    Article  Google Scholar 

  6. H. Gupta, A. Yadav, S. Maurya, Multi carrier PWM for cascade topology of multilevel inverter, in 2020 International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), Bangalore, India, 2020, pp. 328–332. https://doi.org/10.1109/RTEICT49044.2020.9315586

  7. D. Chen, Y. Liu, J. Zhou, Optimized neural network by genetic algorithm and its application in fault diagnosis of three-level inverter, in 2019 CAA Symposium on Fault Detection, Supervision and Safety for Technical Processes (SAFEPROCESS), Xiamen, China, 2019, pp. 116–120. https://doi.org/10.1109/SAFEPROCESS45799.2019.9213395

  8. A.A.K. Arani, A. Ghasemi, H. Karami, M. Akhbari, G.B. Gharehpetian, Optimal switching algorithm for different topologies of 15-level inverter using genetic algorithm, in 2019 5th Conference on Knowledge Based Engineering and Innovation (KBEI), Tehran, Iran, 2019, pp. 352–358. https://doi.org/10.1109/KBEI.2019.8734966

  9. H. Gupta, A. Yadav, S. Maurya, Multi carrier PWM and selective harmonic elimination technique for cascade multilevel inverter, in 2016 2nd International Conference on Advances in Electrical, Electronics, Information, Communication and Bio-Informatics (AEEICB), Chennai, India, 2016, pp. 98–102. https://doi.org/10.1109/AEEICB.2016.7538405

  10. H. Hashim, I. Abdel-Qader, Generalized solutions for THD investigation in cascaded multicell multilevel converters modulated with selective harmonic elimination PWM switching method, in 2016 IEEE 7th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON), New York, NY, USA, 2016, pp. 1–7. https://doi.org/10.1109/UEMCON.2016.7777875

  11. A. Moeini, S. Wang, Asymmetric selective harmonic elimination technique using partial derivative for cascaded modular active rectifiers tied to a power grid with voltage harmonics, in 2016 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC), Shenzhen, China, 2016, pp. 982–987. https://doi.org/10.1109/APEMC.2016.7522923

  12. A. Routray, R.K. Singh, R. Mahanty, Capacitor voltage balancing in hybrid cascaded multilevel inverter using genetic algorithm at higher modulation indices, in 2018 IEEE Energy Conversion Congress and Exposition (ECCE), Portland, OR, 2018, pp. 3688–3693. https://doi.org/10.1109/ECCE.2018.8557986

  13. A. Chatterjee, A. Rastogi, R. Rastogi, A. Saini, S.K. Sahoo, Selective harmonic elimination of cascaded H-bridge multilevel inverter using genetic algorithm, in 2017 Innovations in Power and Advanced Computing Technologies (i-PACT), Vellore, 2017, pp. 1–4. https://doi.org/10.1109/IPACT.2017.8245005

  14. S. Joseph, C.A. Babu, Performance analysis of multilevel inverter with battery balanced discharge function and harmonic optimization with genetic algorithm, in 2016 International Conference on Next Generation Intelligent Systems (ICNGIS), Kottayam, 2016, pp. 1–6. https://doi.org/10.1109/ICNGIS.2016.7854068

  15. K.M. Kotb, A.E. Hassan, E.M. Rashad, Implementation of genetic algorithm-based SHE for a cascaded half-bridge multilevel inverter fed from PV modules, in 2017 20th International Conference on Electrical Machines and Systems (ICEMS), Sydney, NSW, 2017, pp. 1–6. https://doi.org/10.1109/ICEMS.2017.8056071

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Hemant Gupta .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Gupta, H., Yadav, A., Maurya, S. (2022). Selective Harmonic Elimination for Cascade Multilevel Inverter Using Genetic Algorithm. In: Khosla, A., Aggarwal, M. (eds) Smart Structures in Energy Infrastructure. Studies in Infrastructure and Control. Springer, Singapore. https://doi.org/10.1007/978-981-16-4744-4_9

Download citation

Publish with us

Policies and ethics