Abstract
Traditional digital circuits use binary logic for implementation which requires more number of data lines to carry information. In contrast to binary, multiple-valued logic (MVL), digital circuits require less number of data lines to represent information. MVL uses more than two levels to represent a number; thereby reducing the number of interconnects. One of its kind is ternary logic, (known as radix-3 system) and uses three different voltage levels, whereas the other quaternary logic (radix-4 system) uses four different voltage levels to represent a number. Various digital circuits are implemented using MVL which potentially reduces the chip area, power consumption, and propagation delay. This article discusses about fundamental concepts of ternary, quaternary system and reviews some of arithmetic and logic circuits using ternary and quaternary logic. This paper also presents different methodologies used to implement arithmetic and logic operations using MVL. It is found that, due to the effective utilization of interconnects, MVL digital circuits provide better performance over binary digital circuits in terms of area, power, and delay.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Dubrova, E.: Multiple-valued logic in VLSI: challenges and opportunities. In: Proceedings of NORCHIP'99, pp. 340–350
Smith, K.C.: Multiple valued logic: a tutorial & appreciation. IEEE Trans. Comput. 21(4), 17–21 (1988)
Hurst: Multiple-valued logic—its status and its future. IEEE Trans. Comput. C-33(12), 1160–1179 (1984)
Porat, D.I.: Three-valued digital systems. Proc. Inst. Electr. Eng. 116(6), 947–954 (1969)
Stakhov: Brousentsov's ternary principle, Bergman's number system and ternary mirror-symmetrical arithmetic. Comput. J. 45(2), 221–236 (2002)
Gupte, A., Goel, A.: Study of quaternary logic versus binary logic. In: Proceedings First Great Lakes Symposium on VLSI, Kalamazoo, MI, USA, pp. 336, 337 (1991)
Das, S., Dasgupta, P.S., Sensarma, S.: Arithmetic algorithms for ternary number system. Prog. VLSI Des. Test 7373 (2012)
Dhande, A.P., Ingole, V.T.: Design and implementation of 2 bit ternary ALU slice. In: 3rd International Conference: Sciences of Electronic, Technologies of Information and Telecommunications, March 17–21, 2005, Tunisia
Dhande, A.P., Jaiswal, R.C., Dudam, S.S.: Ternary logic simulator using VHDL. In: 4th International Conference: Sciences of Electronic, Technologies of Information and Telecommunications, 25–27 March 2007, Tunisia
Eaton, M.: Design and construction of a balanced ternary ALU with potential future cybernetic intelligent systems applications. In: 2012 IEEE 11th International Conference on Cybernetic Intelligent Systems (CIS), Limerick, pp. 30–35 (2012)
Murotiya, S.L., Gupta, A.: Design of CNTFET-based 2-bit ternary ALU for nanoelectronics. Int. J. Electron. 1244–1257 (2014)
Narkhede, S., Kharate, G., Chaudhari, B.: Design and implementation of an efficient instruction set for ternary processor. IJCSA 83(16) (2013)
Ongwattanakul, S., Chewputtanagul, P., Jackson, D.J., Ricks, K.G.: Quaternary arithmetic logic unit on a programmable logic device. In: Proceedings of IEEE Conference (2001)
Nagamani, A., Nishchai, S.: Quaternary high performance arithmetic logic unit design. In: 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools, pp. 148–153 (2011)
Vasundhara Patel. K.S., Gurumurthy, K.S.: Multi-valued logic addition and multiplication in galois field. In: International Conference on Advances in Computing, Control, and Telecommunication Technologies, Trivandrum, Kerala, pp. 752–755 (2009)
Sharifi, F., Moaiyeri, M.H., Sharifi, H., Navi, K., Thapliyal, H.: On the design of quaternary arithmetic logic unit based on CNTFETs. Int. J. Electron. 7(1), 1–13
Ozer, E., Sendag, R., Gregg, D.: Multiple-valued logic buses for reducing bus energy in low-power systems. In: IEE Proceedings—Computers and Digital Techniques, vol. 153(4), pp. 270–282, 3 July 2006
Dhande, A.P., Ingole, V.T., Ghiye, V.R.: Ternary Digital System: Concepts and Applications. SM Online Publishers LLC Copyright © (2014)
da Silva, R.C.G., Boudinov, H., Carro, L.: A novel Voltage-mode CMOS quaternary logic design. IEEE Trans. Electron Dev. 53(6), 1480–1483 (2006)
Chattopadhyay, T., Sarkar, T.: Logical design of quaternary signed digit conversion circuit and its effectuation using operational amplifier. Bonfring Int. J. Power Syst. Integr. Circ. 2(3) (2012)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Nagarathna, Jamuna, S. (2022). A Brief Review on Multiple-Valued Logic-based Digital Circuits. In: Senjyu, T., Mahalle, P.N., Perumal, T., Joshi, A. (eds) ICT with Intelligent Applications. Smart Innovation, Systems and Technologies, vol 248. Springer, Singapore. https://doi.org/10.1007/978-981-16-4177-0_34
Download citation
DOI: https://doi.org/10.1007/978-981-16-4177-0_34
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-16-4176-3
Online ISBN: 978-981-16-4177-0
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)