Abstract
Transpose type Finite-Impulse Response (FIR) filters are implicitly pipelined and endorse the technique of Multifold Constant Multiplications (MCM). The studied model explores the possibility of understanding block FIR filters in the transpose form pattern for the efficient realization of broad order FIR filters for both fixed and reconfigurable applications in area-delay. A flow graph optimized registry complexity is built based on the computational study of transpose type configuration of the FIR filter. The proposed translate type block filter is an architecture based on a multiplier. Analysis is done towards the need of an optimum low complexity design using the MCM model for the block realization of fixed FIR filters. Since power dissipation is directly linked to the hardware, the use of MCM algorithms indirectly achieves a certain amount of power reduction. MCM is therefore largely found to be sufficient for the implementation of Broad Order design research. Using Data Flow Graph, which has been comprehensively iterated based on the ability to execute algorithms and their enhancement with a high degree of parallel and asynchronous operation, the computation process in MCM is likely to be well performed.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Reddy KS, Suresh HN (2019) FPGA implementation of reconfigurable FIR filter using Vedic design with CLA adder. Int J Adv Sci Technol 28(1):144–161. Retrieved from http://sersc.org/journals/index.php/IJAST/article/view/228
Ahmed F (2019) The energy efficient fir filter for biomedical application using FPGA. Comput Rev J 3:236–244
Shah S, Rajula S (2019) Design of FIR filter architecture for fixed and reconfigurable applications using highly efficient carry select adder. Adv Intell Syst Comput 898:627–637 (2019)
Chowdari CP, Seventline JB (2020) Systolic architecture for adaptive block FIR filter for throughput using distributed arithmetic. Int J Speech Technol 23:549–557 (2020). https://doi.org/10.1007/s10772-020-09745-4
Mohanty BK, Kumar P (2013) A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm. IEEE Trans Signal Process 61(4):921–932
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Aruna Devi, B., Devi, V.P., Preethi, S. (2022). Study of Efficient FIR Filter Architecture for Fixed and Reconfigurable Applications. In: Ibrahim, R., K. Porkumaran, Kannan, R., Mohd Nor, N., S. Prabakar (eds) International Conference on Artificial Intelligence for Smart Community. Lecture Notes in Electrical Engineering, vol 758. Springer, Singapore. https://doi.org/10.1007/978-981-16-2183-3_18
Download citation
DOI: https://doi.org/10.1007/978-981-16-2183-3_18
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-16-2182-6
Online ISBN: 978-981-16-2183-3
eBook Packages: Computer ScienceComputer Science (R0)