Skip to main content

Off-State Leakage Concern in Scaling Nanowire FETs

  • Conference paper
  • First Online:
Innovations in Electrical and Electronic Engineering

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 756))

Abstract

In this work, the simulation-based performance comparisons of the Si nanowire FET have been done for gate length scaling from 90 to 32 nm technology node. The study involves the design and optimization of the critical parameters for improved electrostatic control on the channel. The impact of gate length scaling on the off-state leakage current and threshold voltage roll-off concepts has been discussed. The study reports a drain current enhancement of 48.72 and 72.12% for gate length scaling from 90 to 45 nm and 90 nm to 32 nm technology node, respectively. The maximum mobility of the carrier up to 1173.86 cm−2/V. sand Ion/Ioff ratio of ~109 has been reported.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. I. Ferain, C.A. Colinge, J.P. Colinge, Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors. Nature 479(7373), 310–316 (2011). https://doi.org/10.1038/nature10676

    Article  Google Scholar 

  2. B. Hoefflinger, ITRS: the international technology roadmap for semiconductors. Chips 2020 (Springer, Berlin, 2011), pp. 161–174

    Google Scholar 

  3. M. Moore, International roadmap for devices and systems (2020)

    Google Scholar 

  4. A. Chen, J. Hutchby, V. Zhirnov, G. Bourianoff (eds.), Emerging Nanoelectronic Devices (Wiley, New York, 2014)

    Google Scholar 

  5. R.R. Thakur, P. Singh, Study of carrier scattering and quantization effects in steep retrograded double gate FinFETs for nano technology applications. Mater. Today: Proc. 24, 2019–2023 (2020)

    Google Scholar 

  6. R.R. Thakur, P. Singh, Q-FinFET: the next generation Fin FET. J. Nanoelectron. Optoelectron. 14(1), 92–98 (2019). https://doi.org/10.1166/jno.2019.2444

  7. A. Javey, J. Guo, Q. Wang, M. Lundstrom, H. Dai, Ballistic carbon nanotube field-effect transistors. Nature 424(6949), 654–657 (2003)

    Google Scholar 

  8. B.J. Obradovic, J.A. Kittl, M.S. Rodder, Crystalline multiple-nanosheet III-V channel FETs. U.S. Patent 9,484,423, issued November 1, 2016

    Google Scholar 

  9. J.-P. Colinge, J.C. Greer, J. Greer, Nanowire Transistors: Physics of Devices and Materials in One Dimension (Cambridge University Press, 2016)

    Google Scholar 

  10. L. Chang, S. Tang, T.-J. King, J. Bokor, C. Hu, Gate length scaling and threshold voltage control of double-gate MOSFETs, in International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No. 00CH37138). IEEE, 2000, pp. 719–722

    Google Scholar 

  11. T. Poiroux, M. Vinet, O. Faynot, J. Widiez, J. Lolivier, T. Ernst, B. Previtali, S. Deleonibus, Multiple gate devices: advantages and challenges. Microelectron. Eng. 80, 378–385 (2005)

    Article  Google Scholar 

  12. P. Banerjee, P. Saha, D.K. Dash, A. Ghosh, S.K. Sarkar, Analytical modeling and performance analysis of graded channel strained dual-material double gate MOSFET, in 4th International Conference on Computing Communication and Automation 2018 (ICCCA)

    Google Scholar 

  13. W. Li, M.D. Brubaker, B.T. Spann, K.A. Bertness, P. Fay, GaN nanowire MOSFET with near-ideal subthreshold slope. IEEE Electron. Device Lett. 39(2), 184–187 (2017). https://doi.org/10.1109/LED.2017.2785785

    Article  Google Scholar 

  14. R.R. Thakur, P. Singh, Effects of interface charge (Qit) and inter-face trap density (Dit) on Al2O3, ZrO2 and HfO2 based nano regime multi-gate devices, in 2018 4th International Conference on Devices, Circuits and Systems (ICDCS). IEEE, 2018, pp. 58–62

    Google Scholar 

  15. R.R. Thakur, P. Singh, Performance reliability of ultra-thin Si-SiO2, Si-Al2O3, Si-ZrO2 and Si-HfO2 interface in rectangular steep retrograded nano-regimes devices. Microelectron. Reliab. 96, 21–28 (2019). https://doi.org/10.1016/j.microrel.2019.02.003

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2021 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Thakur, R.R., Chaturvedi, N., Chaturvedi, N. (2021). Off-State Leakage Concern in Scaling Nanowire FETs. In: Mekhilef, S., Favorskaya, M., Pandey, R.K., Shaw, R.N. (eds) Innovations in Electrical and Electronic Engineering. Lecture Notes in Electrical Engineering, vol 756. Springer, Singapore. https://doi.org/10.1007/978-981-16-0749-3_39

Download citation

  • DOI: https://doi.org/10.1007/978-981-16-0749-3_39

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-16-0748-6

  • Online ISBN: 978-981-16-0749-3

  • eBook Packages: EnergyEnergy (R0)

Publish with us

Policies and ethics