Skip to main content

Resolution Selective 2–6-Bit Flash ADC in 45 nm Technology

  • Conference paper
  • First Online:
Electronic Systems and Intelligent Computing

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 686))

Abstract

This paper presents a 2–6-bit resolution selective flash ADC (RSA). A re-configurable or resolution selective flash ADC is designed for use with different applications. In this design, resolution for a particular application can be chosen without the need of replacing the ADC with another low or high resolution ADC. Speed, resolution, and power are inter-dependent; therefore, to maintain a good balance re-configurable ADCs are very much efficient. A resolution selective design gives user a choice for selecting the resolution according to the application and thus save the manufacturing cost. For full resolution of 6-bit the ADC consumes 1.57 mW and for the lowest resolution of 2-bit it consumes 268.9 µW for 1 V supply voltage.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Tiwari S, Kumar A (2018) Reconfigurable flash ADC using TIQ technique. In: 4th international conference on computing sciences (ICCS). Jalandhar, pp 204–208

    Google Scholar 

  2. Mishra SN, Arif W, Mehedi J, Baishya S (2013) A power efficient 6-bit TIQ ADC design for portable applications. In: IEEE third international conference on consumer electronics Berlin (ICCE-Berlin). Berlin, pp 235–239

    Google Scholar 

  3. Hussain S, Kumar M (2016) Design of an efficient 8-bit flash ADC for optical communication receivers. In: International conference on electrical, electronics, and optimization techniques (ICEEOT). Chennai, India, pp 449–453

    Google Scholar 

  4. Abumurad A, Ozdemir A, Choi K (2019) 10-bit flash ADCs and beyond: an automated framework for TIQ flash ADCs design. Circuits, Syst Signal Process 38(9):4314–4330

    Article  Google Scholar 

  5. Lee D, Yoo J, Choi K (2002) Design method and automation of comparator generation for flash A/D converters. In: IEEE international symposium on quality electronic design, pp 138–142

    Google Scholar 

  6. Ozdemir Alrizah M, Choi K (2019) Optimization of comparator selection algorithm for TIQ flash ADC using dynamic programming approach. In: IEEE computer society annual symposium on VLSI (ISVLSI). Miami, FL, USA, pp 495–500

    Google Scholar 

  7. Lee D, Yoo J, Choi K, Ghaznavi J (2002) Fat tree encoder design for ultra high speed flash A/D converters. In: Proceedings of 2002 MWSCAS, vol 2. Oklahoma, USA, pp II-87-II-90

    Google Scholar 

  8. Sall E, Vesterbacka M (2008) Thermometer-to-binary decoders for flash analog-to-digital converters. In: 18th European conference on circuit theory and design. Seville, Spain, pp 240–243

    Google Scholar 

  9. Varghese GT, Mahapatra K (2016) A low power reconfigurable encoder for flash ADCs. Global colloquium in recent advancement and effectual researches in engineering, science and technology (RAEREST 2016), Elsevier Procedia Technology, vol 25, pp 574–581

    Google Scholar 

  10. Wu L, Huang F, Gao Y, Wang Y, Cheng J (2009) A 42 mW 2 GS/s 4-bit flash ADC in 0.18 µm CMOS. In: International conference on wireless communications and signal processing. Nanjing, China, pp 1–5

    Google Scholar 

  11. Varghese GT, Mahapatra K (2016) A low power reconfigurable encoder for flash ADCs. Procedia Technol 25:574–581

    Article  Google Scholar 

Download references

Acknowledgements

Authors would like to thank ECE department, NERIST, Arunachal Pradesh and EICT Academy, IIT Guwahati, Assam for their resource and assistance. We would also like to thank MeitY (under Govt. of India) for facilitating research grant under Visvesvaraya PhD Scheme.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Sarfraz Hussain .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2020 The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Hussain, S., Kumar, R., Trivedi, G. (2020). Resolution Selective 2–6-Bit Flash ADC in 45 nm Technology. In: Mallick, P.K., Meher, P., Majumder, A., Das, S.K. (eds) Electronic Systems and Intelligent Computing. Lecture Notes in Electrical Engineering, vol 686. Springer, Singapore. https://doi.org/10.1007/978-981-15-7031-5_45

Download citation

  • DOI: https://doi.org/10.1007/978-981-15-7031-5_45

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-15-7030-8

  • Online ISBN: 978-981-15-7031-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics