Abstract
Implementation of Low Density Parity Check (LDPC) decoders using conventional algorithms such as LLR BP or Min-Sum requires large amount of memory resources for storing the parity check matrix. This paper presents a soft implementation of irregular LDPC decoding for Wimax application, which achieve better BER performance and faster convergence with less memory requirement. The proposed construction reduce the memory required for loading the LDPC parity-check matrix by up to 98%, and subsequently reduce the decoding latency to 0.7 ms by iteration.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Gallager RG (1962) Low density parity check codes. IRE Trans Inf Theor IT-8:21–28
MacKay DJ (1999) Good error-correcting codes based on very sparse matrices. IEEE Trans Inf Theor 45(2):399–431
Digital Video Broadcasting (DVB) (2009) Second generation framing structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications (DVB-S2), ETSI EN 302 307, V1.2.1, April 2009
IEEE (2006) IEEE Std. 802.16e-2005 and IEEE Std.802.16-2004/Cor1-2005
Shih X-Y, Chou H-R (2018) Flexible design and implementation of QC-Based LDPC decoder architecture for on-line user-defined matrix downloading and efficient decoding. Integration. https://doi.org/10.1016/j.vlsi.2018.07.008
Ngangom L, Manikandan V (2013) Efficient memory optimization and high throughput decoding architecture based on LDPC codes. In: 2013 international conference on information communication and embedded systems (ICICES)
Benhayoun M, Razi M, Mansouri A, Ahaitouf A (2019) New memory load optimization approach for software implementation of irregular LDPC encoder/decoder. In: 2019 international conference on wireless technologies, embedded and intelligent systems (WITS). https://doi.org/10.1109/wits.2019.8723841
Malema GA (2007) Low-density-parity-check codes: Construction and implementation. Ph.D. thesis, The University of Adelaide, Australia, 18 November 2007
Jin H, Khandekar A, McEliece R (2000) Irregular repeat-accumulate codes. In: Second international conference on turbo codes, September 2000
Li Z, Chen L, Zeng L, Lin S, Fong W (2005) Efficient encoding of low-density parity-check codes. In: Proceedings Global Telecommunications Conference (Globecom), vol 3, pp 1205–1210, December 2005
Chen Y, Parhi KK (2004) Overlapped message passing for quasi-cyclic low density parity check codes. IEEE Trans Circuits Syst I, Reg Papers 51(6):1106–1113
Dai Y, Yan Z (2005) Optimal overlapped message passing decoding for quasi-cyclic low-density parity-check codes. In: Proceedings Global Telecommunications Conference (Globecom), vol 4, pp 2395–2399, December 2005
Shimizu K, Ishikawa T, Togawa N, Ikenaga T, Goto S (2005) Partially-parallel LDPC decoder based on high-efficiency message-passing algorithm. In: Proceedings International Conference Computer Design (ICCD), pp 503–510, October 2005
Ji W, Hamaminato M, Nakyama H, Goto S (2010) Self-adjustable offset minsum algorithm for ISDB-S2 LDPC decoder. IEICE Electron. Expr. 7(17):1283–1289
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Benhayoun, M., Razi, M., Mansouri, A., Ahaitouf, A. (2021). Efficient Memory Parity Check Matrix Optimization for Low Latency Quasi Cyclic LDPC Decoder. In: Hajji, B., Mellit, A., Marco Tina, G., Rabhi, A., Launay, J., Naimi, S. (eds) Proceedings of the 2nd International Conference on Electronic Engineering and Renewable Energy Systems. ICEERE 2020. Lecture Notes in Electrical Engineering, vol 681. Springer, Singapore. https://doi.org/10.1007/978-981-15-6259-4_5
Download citation
DOI: https://doi.org/10.1007/978-981-15-6259-4_5
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-15-6258-7
Online ISBN: 978-981-15-6259-4
eBook Packages: EnergyEnergy (R0)