Skip to main content

Efficient Memory Parity Check Matrix Optimization for Low Latency Quasi Cyclic LDPC Decoder

  • Conference paper
  • First Online:
Proceedings of the 2nd International Conference on Electronic Engineering and Renewable Energy Systems (ICEERE 2020)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 681))

Abstract

Implementation of Low Density Parity Check (LDPC) decoders using conventional algorithms such as LLR BP or Min-Sum requires large amount of memory resources for storing the parity check matrix. This paper presents a soft implementation of irregular LDPC decoding for Wimax application, which achieve better BER performance and faster convergence with less memory requirement. The proposed construction reduce the memory required for loading the LDPC parity-check matrix by up to 98%, and subsequently reduce the decoding latency to 0.7 ms by iteration.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 219.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 279.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 279.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Gallager RG (1962) Low density parity check codes. IRE Trans Inf Theor IT-8:21–28

    Article  MathSciNet  Google Scholar 

  2. MacKay DJ (1999) Good error-correcting codes based on very sparse matrices. IEEE Trans Inf Theor 45(2):399–431

    Article  MathSciNet  Google Scholar 

  3. Digital Video Broadcasting (DVB) (2009) Second generation framing structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications (DVB-S2), ETSI EN 302 307, V1.2.1, April 2009

    Google Scholar 

  4. IEEE (2006) IEEE Std. 802.16e-2005 and IEEE Std.802.16-2004/Cor1-2005

    Google Scholar 

  5. Shih X-Y, Chou H-R (2018) Flexible design and implementation of QC-Based LDPC decoder architecture for on-line user-defined matrix downloading and efficient decoding. Integration. https://doi.org/10.1016/j.vlsi.2018.07.008

    Article  Google Scholar 

  6. Ngangom L, Manikandan V (2013) Efficient memory optimization and high throughput decoding architecture based on LDPC codes. In: 2013 international conference on information communication and embedded systems (ICICES)

    Google Scholar 

  7. Benhayoun M, Razi M, Mansouri A, Ahaitouf A (2019) New memory load optimization approach for software implementation of irregular LDPC encoder/decoder. In: 2019 international conference on wireless technologies, embedded and intelligent systems (WITS). https://doi.org/10.1109/wits.2019.8723841

  8. Malema GA (2007) Low-density-parity-check codes: Construction and implementation. Ph.D. thesis, The University of Adelaide, Australia, 18 November 2007

    Google Scholar 

  9. Jin H, Khandekar A, McEliece R (2000) Irregular repeat-accumulate codes. In: Second international conference on turbo codes, September 2000

    Google Scholar 

  10. Li Z, Chen L, Zeng L, Lin S, Fong W (2005) Efficient encoding of low-density parity-check codes. In: Proceedings Global Telecommunications Conference (Globecom), vol 3, pp 1205–1210, December 2005

    Google Scholar 

  11. Chen Y, Parhi KK (2004) Overlapped message passing for quasi-cyclic low density parity check codes. IEEE Trans Circuits Syst I, Reg Papers 51(6):1106–1113

    Article  MathSciNet  Google Scholar 

  12. Dai Y, Yan Z (2005) Optimal overlapped message passing decoding for quasi-cyclic low-density parity-check codes. In: Proceedings Global Telecommunications Conference (Globecom), vol 4, pp 2395–2399, December 2005

    Google Scholar 

  13. Shimizu K, Ishikawa T, Togawa N, Ikenaga T, Goto S (2005) Partially-parallel LDPC decoder based on high-efficiency message-passing algorithm. In: Proceedings International Conference Computer Design (ICCD), pp 503–510, October 2005

    Google Scholar 

  14. Ji W, Hamaminato M, Nakyama H, Goto S (2010) Self-adjustable offset minsum algorithm for ISDB-S2 LDPC decoder. IEICE Electron. Expr. 7(17):1283–1289

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Mhammed Benhayoun .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2021 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Benhayoun, M., Razi, M., Mansouri, A., Ahaitouf, A. (2021). Efficient Memory Parity Check Matrix Optimization for Low Latency Quasi Cyclic LDPC Decoder. In: Hajji, B., Mellit, A., Marco Tina, G., Rabhi, A., Launay, J., Naimi, S. (eds) Proceedings of the 2nd International Conference on Electronic Engineering and Renewable Energy Systems. ICEERE 2020. Lecture Notes in Electrical Engineering, vol 681. Springer, Singapore. https://doi.org/10.1007/978-981-15-6259-4_5

Download citation

  • DOI: https://doi.org/10.1007/978-981-15-6259-4_5

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-15-6258-7

  • Online ISBN: 978-981-15-6259-4

  • eBook Packages: EnergyEnergy (R0)

Publish with us

Policies and ethics