Skip to main content

Miniaturized and Highly Randomized True Random Bit Generator

  • Conference paper
  • First Online:
Advances in Smart System Technologies

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 1163))

Abstract

This paper introduces true random bit generator (TRBG) with a higher quality of randomness based on chaos circuit and unpredictable linear feedback shift register (LFSR). This miniaturized true random bit generator made of two stages of randomness. The first stage produces the continuous random variable, and the second stage provides the Metastability to the circuit. The chaos circuit gives immunity from the side channel attack, and the circuit has Metastability for every events of bit generation and also ensures a 1 Mbps bit rate data output. This generator can be used as the seed generator for any encryption design (like image encryption), the true random generator is designed for the cheaper devices like complex programmable logic devices (CPLDs) and field programmable gate arrays (FPGAs) for any lightweight encryption design. The National Institute of Standard and Technology (NIST) tests of randomness are applied for testing the randomness of TRBG.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. Wieczoreck P.Z., Golofit, K.: True random number generator based on flip flop resolve time instability boosted by random chaotic source. IEEE Trans. Circuits Syst. 1279–1291 (2018)

    Google Scholar 

  2. Li, D., Lu, Z., Zou, X., Liu, Z.: PUFKEY: a high-security and high throughput hardware true random number generator for sensor networks. Sensors 26251–26266 (2015)

    Google Scholar 

  3. Wieczorek, P.Z., Golofit, K.: Metastability occurance based physical unclonable functions for FPGAs. Electron. Lett. 50(4), 281–283 (2014)

    Article  Google Scholar 

  4. Majzoobi, M., Koushanfar, F., Devada, S.: FPGA-based true random number generation using circuit Metastability with adaptive feedback control. In: 13th International Workshop on Cryptographic Hardware and Embedded Systems (CHES), pp. 17–32. Springer, Heidelberg (2011)

    Google Scholar 

  5. Wieczorek, P.Z.: An FPGA implementation of the resolve time based true random number generator with high quality control. IEEE Trans. Circuits Syst. 3450–3459 (2014)

    Google Scholar 

  6. Jun B., Kocher, P.: The Intel random number generator. White Paper, Intel corporation. Cryptography, Research, Inc., Santa Clara, CA, USA (1999)

    Google Scholar 

  7. Robson, S., Leung, B., Gong, G.: Truly random number generator based on a ring oscillator utilizing last passaging time. IEEE Trans. Circuits Syst. 937–941 (2014)

    Google Scholar 

  8. Wieczorek P.Z., Golofit, K.: Dual-Metastability time-competitive true random number generator. IEEE Trans. Circuits Syst. 134–145 (2014)

    Google Scholar 

  9. Addabbo, T., Alioto, M., Fort, A., Rocchi, S., Vignoli, V.: A feedback strategy to improve the entropy of a chaos-based random bit generator. IEEE Trans. Circuit Syst. 326–337 (2006)

    Google Scholar 

  10. Hata, H., Ichikawa, S.: FPGA implementation of Metastability-based true random number generator. IEICE Trans. Inf. Syst. 426–436 (2012)

    Google Scholar 

  11. Han, M., Kim, Y.: Unpredictable 16 bits LFSR-based true random number generator. In: IEEE International SoC Design Conference (ISOCC), pp. 284–285, South Korea (2017)

    Google Scholar 

  12. Drutarovsky M., Varchola, M.: New high entropy element for FPGA based true random number generators. In: 12th International Workshop on Cryptographic Hardware and Embedded Systems (CHES), pp. 351–365. Springer, Heidelberg (2010)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to N. Kamlesh Raj .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2021 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Kamlesh Raj, N., Manikandababu, C. (2021). Miniaturized and Highly Randomized True Random Bit Generator. In: Suresh, P., Saravanakumar, U., Hussein Al Salameh, M. (eds) Advances in Smart System Technologies. Advances in Intelligent Systems and Computing, vol 1163. Springer, Singapore. https://doi.org/10.1007/978-981-15-5029-4_17

Download citation

Publish with us

Policies and ethics