Skip to main content

Design of a Two-Stage Folded Cascode Amplifier Using SCL 180 nm CMOS Technology

  • Chapter
  • First Online:
International Conference on Communication, Computing and Electronics Systems

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 637))

Abstract

This paper presents design of a two-stage folded cascode amplifier with CMOS Technology. Maximum DC gain is the important required factor for analog and mixed signal circuits.The proposed circuit is designed to achieve more than 100 db and the obtained DC gain is 107.615 db. Phase margin is measured as \(62.65^{\circ }\). The power is measured as 1.97 mW. The proposed circuit is developed and performed with the technology of SCL 180 nm cadence tool. The designed values are compared with the system performance.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Snathanalakshmai, M., Aha, A.: An improved folded cascode amplifier with low power current mirror circuits. Int. J. Pure Appl. Math. 118(10), 45–50 (2018)

    Google Scholar 

  2. Rajni, E.: Design of high gain folded cascode operational amplifier using 1.25 um CMOS technology. Int. J. Sci. Eng. Res. 2(11), 1–9 (2011)

    Google Scholar 

  3. Razavi, B.: Design of Analog Integrated Circuits. McGraw Hill, New York, NY (2001)

    Google Scholar 

  4. Arifuddin, M., Naaz, M.: A fully differential gain boosted folded cascode OTA with 100 dB gain. IJAREEIE 5 (2016)

    Google Scholar 

  5. Vallee, R.E., El-Masry, E.I.: A very high frequency CMOS complementary folded cascode amplifier. IEEE J. Solid State Circ. 29(2), 130–133 (2004)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Singapore Pte Ltd.

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Soman, V., Mande, S.S. (2020). Design of a Two-Stage Folded Cascode Amplifier Using SCL 180 nm CMOS Technology. In: Bindhu, V., Chen, J., Tavares, J. (eds) International Conference on Communication, Computing and Electronics Systems. Lecture Notes in Electrical Engineering, vol 637. Springer, Singapore. https://doi.org/10.1007/978-981-15-2612-1_41

Download citation

  • DOI: https://doi.org/10.1007/978-981-15-2612-1_41

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-15-2611-4

  • Online ISBN: 978-981-15-2612-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics