Skip to main content
SpringerLink
Log in

A New Single-Phase Symmetrical Multilevel Inverter Topology with Pulse Width Modulation Techniques

  • Conference paper
  • First Online:
Cognitive Informatics and Soft Computing

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 1040))

Abstract

MLI is an emerging technology for many industrial purposes. It is widely used to solve power quality issues. Presented topology required reduced switches with less gate driver circuits compared to traditional topologies, so the complexity, area of installation, and overall cost of the proposed structure are reduced. Proposed symmetrical topology is simple and optimal, which can be efficiently continued for higher levels in the output of MLI. As the levels in MLI increases, THD decreases, losses decrease, and efficiency increases. This paper shows the comparison of THD, with different PWM techniques at various modulation indexes, and analyzes the simulating results of presented seven-level symmetrical multilevel inverter, which is executed by MATLAB/Simulation R2013a version software.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Baker, R.H.: High-voltage converter circuits. US Patent 4,203,151, May 1980

    Google Scholar 

  2. Nabe, I.T., Akagi, H.: A new neutral point clamped PWM inverter. IEEE Trans. Ind. Applicant 1A-17, 518–523 (1981)

    Google Scholar 

  3. Samsami, H., Taheri, A., Samanbakhsh, R.: New bidirectional multilevel inverter topology with staircase cascading for symmetric and asymmetric structures. IET Power Electronics (2017)

    Google Scholar 

  4. Agrawal, N., Bansal, P.: Analysis of new 7-level an asymmetrical multilevel inverter topology with reduced switching devices. Inter. J. Sci. Eng. Technol. Res. (IJSETR) 6(6) (2017)

    Google Scholar 

  5. Babaei, E.: Optimal topologies for cascaded sub-multilevel converters. Power Electron. 2(3), 251–261 (2010)

    Article  Google Scholar 

  6. Holmes, D.G., McGrath, B.P.: Opportunities for harmonic cancellation with carrier-based PWM for two-level and multilevel cascaded inverters. IEEE Trans. Ind. Appl. 37, 574–582 (2001)

    Article  Google Scholar 

  7. Sahoo, S.K., Ramulu, A., Prakash, J., Deeksha.: Performance analysis and simulation of five level and seven level single phase multilevel inverters. In: Third International Conference on Sustainable Energy and Intelligent System (SEISCON 2012), VCTW, Tamilnadu, India, 27–29 Dec 2012

    Google Scholar 

  8. Najafi, E., Yatim, A.H.M.: Design and implementation of a new multilevel inverter topology. IEEE Trans. Ind. Electron. 59(11), (2012)

    Article  Google Scholar 

  9. Agrawal, N., Bansal, P.: A new 21-level asymmetrical multilevel inverter topology with different PWM techniques. In: IEEE Conference RDCAPE 2017, pp 224–229. Noida (2018)

    Google Scholar 

  10. Jeevananthan, S., Nandha, K.R., Dananjayan, P.: Inverted sine carrier for fundamental fortification in PWM inverters and FPGA based implementation. Sebian J. Electr. Eng. 4(2), 171–187 (2007)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. S.R. Group of Institutions, Jhansi, India

    Shubham Kumar Gupta, Anurag Saxena, Nikhil Agrawal, Rishabh Kumar Verma, Kuldeep Arya, Anand Rai & Ankit Singh

Authors
  1. Shubham Kumar Gupta
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Anurag Saxena
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Nikhil Agrawal
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Rishabh Kumar Verma
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Kuldeep Arya
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Anand Rai
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Ankit Singh
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Shubham Kumar Gupta .

Editor information

Editors and Affiliations

  1. School of Computer Engineering, Kalinga Institute of Industrial Technology (KIIT) Deemed to be University, Bhubaneswar, Odisha, India

    Pradeep Kumar Mallick

  2. Faculty of Engineering, Aurel Vlaicu University of Arad, Arad, Romania

    Valentina Emilia Balas

  3. Department of Electrical and Electronics Engineering, Sikkim Manipal Institute of Technology, Sikkim Manipal University, Rangpo, India

    Akash Kumar Bhoi

  4. Division of Information and Communication, Baekseok University, Cheonan-si, Ch’ungch’ong-namdo, Korea (Republic of)

    Gyoo-Soo Chae

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Gupta, S.K. et al. (2020). A New Single-Phase Symmetrical Multilevel Inverter Topology with Pulse Width Modulation Techniques. In: Mallick, P., Balas, V., Bhoi, A., Chae, GS. (eds) Cognitive Informatics and Soft Computing. Advances in Intelligent Systems and Computing, vol 1040. Springer, Singapore. https://doi.org/10.1007/978-981-15-1451-7_62

Download citation

Publish with us

Policies and ethics

Search

Navigation