Abstract
The data storage logic circuit consumes a huge amount of power in any semiconductor memory design. Continuous scaling introduces unreliable memory read/write operations, so alternate solutions need to be explored. Carbon nanotube field-effect transistors have the ability to work on ultralow power applications. Power and delay minimization are the current trending issues beyond CMOS digital logic design. This paper presents a detailed analysis of various reported Sense amplifier D flip-flop (SAFF) designs in order to select the one which is most suitable for high-performance applications. The D flip-flop circuits have been simulated using 32 nm CMOS technology and compared with 32 nm CNFET based D flip-flops output results. Semi-dynamic flip-flop has speed benefit and low power sense amplifier flip-flop (LPSAFF) has energy advantage. Also, the effect of variation in diameter and width of CNT’s has been analyzed in this paper to select the best topology for ultralow power applications.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
International Technology Roadmap for Semiconductors. http://www.itrs.net
Morifuji E, Kapur P, Chao AKA, Nishi Y (2005) New constraint for Vth optimization for sub 32 nm node CMOS gates scaling. In: IEEE international electron devices meeting, 2005. IEDM Technical Digest, Washington, DC, pp 4, pp -1029
McPherson JW (2006) Reliability challenges for 45 nm and beyond. In: Proceedings of the 43rd annual design automation conference. ACM/IEEE, pp 176–181
Rabaey J, Chandrakasan A, Nikolic B (2003) Digital integrated circuits: a design perspective. 2/e, Prentice Hall
Stanford University CNTFET model. http://nano.stanford.edu/model
Oskuii ST, Alvandpour A (2004) Comparative study on low-power high-performance standard-cell flip-flops. In: Proceedings of SPIE microelectronics, MEMS, and nanotechnology. International Society for Optics and Photonics, vol 5274, pp 390–398
Nikolic B, Stojanovic V, Oklobdzija V, Jia W, Chiu J, Leung M (1999) Sense amplifier-based flip-flop. In: IEEE international solid-state circuits conference, pp 282–283
Klass F (1998) Semi dynamic and dynamic flip-flops with embedded logic. In: Symposium on VLSI circuits digest of technical papers, Honolulu, HI, pp 108–109
Patrovi H, Byrd R, Salim U, Weber F, Di Gregorio L, Draper D (1996) Flow-through latch and edge-triggered flip-flop hybrid elements. In: IEEE ISSCC digest of technical papers, pp 138–139
Darwish T, Bayoumi M (2002) Reducing the switching activity of modified sense amplifier flip-flop for low power applications. The 14th international conference on microelectronics. ICM-IEEE, pp 96–99
Hart AJ (2012) Principles and methods for integration of carbon nanotubes in miniaturized systems. Microelectron Nanoelectron: Mater Devices Manuf 179, 2012
Ali M, Ashraf R, Chrzanowska-Jeske M (2012) Logical effort of CNFET-based circuits in the presence of metallic tubes. In: Proceedings of IEEE-nano, pp 1–6
Da Cheng FW, Gao F, Gupta SK (2014) A heuristic logical effort approach for gate sizing for CNTFET-based circuits
Alioto M, Consoli E, Palumbo G (2011) Analysis and comparison in the energy-delay-area domain of nanometer CMOS flip-flops: Part I—methodology and design strategies. IEEE Trans Very Large Scale Integr (VLSI) Syst 19(5)
Alioto M, Consoli E, Palumbo G (2011) Analysis and comparison in the energy-delay-area domain of nanometer CMOS flip-flops: Part II—results and figures of merit. IEEE Trans Very Large Scale Integr (VLSI) Syst 19(5)
Kavali K, Rajendar S, Naresh R (2015) Design of low power adaptive pulse triggered flip-flop using modified clock gating schemeat 90 nm technology. Procedia Mater Sci 10:323–330
Lin J-F (2014) Low-power pulse-triggered flip-flop design based on a signal feed-through. IEEE Trans Very Large Scale Integr (VLSI) Syst 22(1):181–185
Cao TV, Wisland DT, Moradi F, Lande TS (2009) Novel low voltage current-mirror sense amplifier based flip-flop with reduced delay time. In: 2009 IEEE international symposium on circuits and systems, Taipei, pp 3166–3169
Sharma M, Noor A, Tiwari SC, Singh K (2009) An area and power efficient design of single edge triggered D-flip flop. In: 2009 International conference on advances in recent technologies in communication and computing, Kottayam, Kerala, pp 478–481
DeCaro D, Napoli E, Petra N, Strollo AGM (2005) A high-speed sense-amplifier based flip-flop. In: Proceedings of the 2005 European conference on circuit theory and design, vol 2, Cork, Ireland
Moradi F et al (2010) Data-dependant sense-amplifier flip-flop for low power applications. In: Proceedings of 32th IEEE custom integrated circuits conference (CICC), Sept 2010, San Jose, pp 1–4
Kumar H, Kumar A, Islam A (2015) Comparative analysis of D flip-flops in terms of delay and its variability. In: 2015 4th International conference on reliability, infocom technologies and optimization (ICRITO) (Trends and Future Directions), Noida, pp 1–6
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Swami, K., Sharma, R. (2020). Optimum Performance of Carbon Nanotube Field-Effect Transistor Based Sense Amplifier D Flip-Flop Circuits. In: Kalam, A., Niazi, K., Soni, A., Siddiqui, S., Mundra, A. (eds) Intelligent Computing Techniques for Smart Energy Systems. Lecture Notes in Electrical Engineering, vol 607. Springer, Singapore. https://doi.org/10.1007/978-981-15-0214-9_33
Download citation
DOI: https://doi.org/10.1007/978-981-15-0214-9_33
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-15-0213-2
Online ISBN: 978-981-15-0214-9
eBook Packages: EngineeringEngineering (R0)