Abstract
Field programmable gate array (FPGA) provides an attractive platform for realization of different logical functions and hardware components frequently used in digital signal processing (DSP) applications. These platforms present new challenges for logic and hardware designers, particularly for the module that involves the mapping of desired functionality onto the underlying prefabricated reconfigurable hardware resources. A fundamental aspect of the DSP is filtering. Digital filters having finite duration of impulse responses are referred to as finite impulse response (FIR) filters. This paper mainly emphasizes on the design and implementation of FIR filters of different forms in FPGA. The proposed design algorithm of FIR is modeled in VHDL followed by verification and synthesis using the XST tool. The performance of FIR is analyzed using the timing diagrams, HDL synthesis report, and device utilization summary. This work also incorporates hardware co-simulation of the system with real filter analysis.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Kumar, T. Nandha, Hsaider AF Almurib, and Fabrizio Lombardi. “A novel design of a memristor-based look-up table (LUT) for FPGA.” Circuits and Systems (APCCAS), 2014 IEEE Asia Pacific Conference on. IEEE, 2014.
Martone, Michele, Benjamin Brautigam, and Gerhard Krieger. “Quantization effects in TanDEM-X data.” IEEE Transactions on Geoscience and Remote Sensing 53.2 (2015): 583–597.
Prince, A. Amalin, et al. “Efficient implementation of empirical mode decomposition in FPGA Using Xilinx System Generator.” Industrial Electronics Society, IECON 2016–42nd Annual Conference of the IEEE. IEEE, 2016.
Staunstrup, Jørgen, and Wayne Wolf. Hardware/software co-design: principles and practice. Springer Science & Business Media, 2013.
Oshima, Takashi. “Analog-to-digital converter.” U.S. Patent No. 9,444,482. 13 Sep. 2016.
Ghauri, Sajjad Ahmed, et al. “Implementation of OFDM and Channel Estimation using LS and MMSE Estimators.” IJCER 2.1 (2013): 41–46.
Xilinx System Generator, basic tutorial, www.xilinx.com.
Rotger-Griful, Sergi, et al. “Hardware-in-the-loop co-simulation of distribution grid for demand response.” Power Systems Computation Conference (PSCC), 2016. IEEE, 2016.
Devi, Sarungbam Sanahanbi, Madhuparna Chakraborty, and Roshan JameerPatan. “Field programmable gate array implementation of digital filter for cochlear implant.” Communication and Signal Processing (ICCSP), 2016 International Conference on. IEEE, 2016.
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Ghosh, A., Chakraborty, D. (2018). Hardware Co-simulation of Reconfigurable FIR Filters on FPGA. In: Bera, R., Sarkar, S., Chakraborty, S. (eds) Advances in Communication, Devices and Networking. Lecture Notes in Electrical Engineering, vol 462. Springer, Singapore. https://doi.org/10.1007/978-981-10-7901-6_60
Download citation
DOI: https://doi.org/10.1007/978-981-10-7901-6_60
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7900-9
Online ISBN: 978-981-10-7901-6
eBook Packages: EngineeringEngineering (R0)