Abstract
The main aim of this paper was to develop an architectural model using the concept of evolvable embedded system for design automation of VLSI circuits. The architecture is modeled for any combinational circuits with 8 inputs and outputs. An evolvable hardware system is an integration of evolutionary algorithm with a reconfigurable chip. A virtual reconfigurable architecture IP core modeled in the FPGA functions as a substrate for the evolution of combinational circuits. A genetic algorithm program to optimize the design procedure is carried out inside the soft core MicroBlaze microprocessor to speed up the evaluation process. The soft processor core along with the reconfigurable architecture is embedded into a single FPGA chip. An experimental model for a 2-bit adder and multiplier was validated to demonstrate the evolution of combinational circuits by evolvable embedded system hardware. This experimental setup is carried out on Virtex 6 (XC6VLX240T-1FFG1156) ML605 Evaluation Kit FPGA using the Xilinx Platform Studio 14.6 tools.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Lambert C, Kalganova T, Stomeo E (2007) FPGA-based systems for evolvable hardware. World Acad Sci Eng Technol 1:743–749
Sekanina L, Drabek V (2004) Theory and applications of evolvable embedded systems. In: Proceedings of the 11th IEEE computer-based systems (ECBS’04). IEEE Computer Society Press, Aug 2004
Stomeo E, Kalganova T, Lambert C (2006) A novel genetic algorithm for evolvable hardware. In: IEEE congress on evolutionary computation, Vancouver, Canada, July 2006, pp 134–141
Bartolini DB, Cancare F, Carminati M, Sciuto D (2011) HERA: hardware evolution over reconfigurable architectures. In: 1st international workshop on computing in heterogeneous, autonomous ‘N’ goal environments (CHANGE 2011), March 2011, pp 1–6
Vasicek Z, Sekanina L (2007) An evolvable hardware system in Xilinx Virtex II Pro FPGA. Int J Innov Comput Appl 1(1):63–73
Wang J, Chen QS, Lee CH (2008) Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware. IET Comput Digital Tech 2(5):386–400
Torreson J (2004) An evolvable hardware tutorial. In: Field programmable logic and applications. Lecture notes in computer science, vol 3203, pp 821–830
Xilinx (2012) ML605 hardware User Guide, Application UG534, Oct 2012
Jesman R, Vallina FM, Saniie J (2006) MicroBlaze tutorial creating a simple embedded system and adding custom peripherals using Xilinx EDK software tools. Embedded Computing and Signal Processing Laboratory, Illinois Institute of Technology
Mo H, Meng L (2013) Research on evolution hardware design based on memetic algorithm. In: IEEE workshop on memetic computing, April 2013, pp 32–36
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Ranjith, C., Joy Vasantha Rani, S.P. (2017). A Hardware Implementation of Evolvable Embedded System for Combinational Logic Circuits Using Virtex 6 FPGA. In: Nath, V. (eds) Proceedings of the International Conference on Nano-electronics, Circuits & Communication Systems. Lecture Notes in Electrical Engineering, vol 403. Springer, Singapore. https://doi.org/10.1007/978-981-10-2999-8_2
Download citation
DOI: https://doi.org/10.1007/978-981-10-2999-8_2
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-2998-1
Online ISBN: 978-981-10-2999-8
eBook Packages: EngineeringEngineering (R0)