Skip to main content

CPA: Compositional Performance Analysis

  • Reference work entry
  • First Online:
Handbook of Hardware/Software Codesign

Abstract

In this chapter we review the foundations Compositional Performance Analysis (CPA) and explain many extensions which support its application in design practice. CPA is widely used in automotive system design where it successfully complements or even replaces simulation-based approaches.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 699.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 949.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

Abbreviations

ACK:

Acknowledgement

ARQ:

Automatic Repeat Request

BCET:

Best-Case Execution Time

BCRT:

Best-Case Response Time

CAN:

Controller Area Network

COTS:

Commercial/Components Off-The-Shelf

CPA:

Compositional Performance Analysis

DAG:

Directed Acyclic Graph

DMA:

Direct Memory Access

ECU:

Electronic Control Unit

FIFO:

First-In First-Out

MCR:

Mode Change Request

SPNP:

Static-Priority Non-Preemptive

SPP:

Static Priority Preemptive

TWCA:

Typical Worst-Case Analysis

TWCRT:

Typical Worst-Case Response Time

WCET:

Worst-Case Execution Time

WCRT:

Worst-Case Response Time

References

  1. AbsInt. aiT. http://www.absint.com/ait/. Accessed 24 Feb 2016

  2. Ahrendts L, Hammadeh ZAH, Ernst R (2016) Guarantees for runnable entities with heterogeneous real-time requirements (to appear). In: Design, automation & test in Europe conference & exhibition (DATE 2016)

    Google Scholar 

  3. Autosar (2011) Specification of operating system, 5.0.0 edn. http://autosar.org/download/R4.0/AUTOSAR_SWS_OS.pdf

  4. Axer P, Ernst R (2013) Stochastic response-time guarantee for non-preemptive, fixed-priority scheduling under errors. In: 50th ACM/EDAC/IEEE design automation conference (DAC 2013), pp 1–7. doi:10.1145/2463209.2488946

  5. Axer P, Quinton S, Neukirchner M, Ernst R, Dobel B, Hartig H (2013) Response-time analysis of parallel fork-join workloads with real-time constraints. In: 25th Euromicro conference on real-time systems (ECRTS 2013), pp 215–224. doi:10.1109/ECRTS.2013.31

  6. Axer P, Sebastian M, Ernst R (2012) Probabilistic response time bound for CAN messages with arbitrary deadlines. In: Design, automation test in Europe conference exhibition (DATE 2012), pp 1114–1117. doi:10.1109/DATE.2012.6176662

  7. Axer P, Thiele D, Ernst R (2014) Formal timing analysis of automatic repeat request for switched real-time networks. In: 9th IEEE international symposium on industrial embedded systems (SIES 2014), pp 78–87. doi:10.1109/SIES.2014.6871191

  8. Bernat G, Burns A, Liamosi A (2001) Weakly hard real-time systems. IEEE Trans Comput 50(4):308–321. doi:10.1109/12.919277

    Article  MathSciNet  Google Scholar 

  9. Bygde S (2010) Static WCET analysis based on abstract interpretation and counting of elements. Mälardalen University, Västerås

    Google Scholar 

  10. Davis RI, Burns A, Bril RJ, Lukkien JJ (2007) Controller area network (CAN) schedulability analysis: refuted, revisited and revised. Real-Time Syst 35(3):239–272. doi:10.1007/s11241-007-9012-7

    Article  Google Scholar 

  11. Diemer J (2016) Predictable architecture and performance analysis for general-purpose networks-on-chip. Technische Universität Braunschweig, Braunschweig

    Google Scholar 

  12. Diemer J, Ernst R (2010) Back suction: service guarantees for latency-sensitive on-chip networks. In: Proceedings of the 2010 fourth ACM/IEEE international symposium on networks-on-chip (NOCS 2010). IEEE Computer Society, Washington, DC, pp 155–162. doi:10.1109/NOCS.2010.38

    Google Scholar 

  13. Diemer J, Rox J, Ernst R, Chen F, Kremer KT, Richter K (2012) Exploring the worst-case timing of ethernet AVB for industrial applications. In: Proceedings of the 38th annual conference of the IEEE industrial electronics society, Montreal. http://dx.doi.org/10.1109/IECON.2012.6389389

  14. Feiertag N, Richter K, Nordlander J, Jonsson J (2008) A compositional framework for end-to-end path delay calculation of automotive systems under different path semantics. In: Proceedings of the IEEE real-time system symposium – workshop on compositional theory and technology for real-time embedded systems, Barcelona, 30 Nov 2008

    Google Scholar 

  15. Fidler M (2003) Extending the network Calculus Pay bursts only once principle to aggregate scheduling. In: Proceedings of the quality of service in multiservice IP networks: second international workshop, QoS-IP 2003 Milano, 24–26 Feb 2003. Springer, Berlin/Heidelberg, pp 19–34. doi:10.1007/3-540-36480-3-2

    Google Scholar 

  16. Frehse G, Hamann A, Quinton S, Wöhrle M (2014) Formal analysis of timing effects on closed-loop properties of control software. In: 35th IEEE real-time systems symposium 2014 (RTSS), Rome. https://hal.inria.fr/hal-01097622

  17. GmbH S. SymTA/S and traceanalyzer. https://www.symtavision.com/products/symtas-traceanalyzer/. Accessed 29 Jan 2016

  18. Gresser K (1993) An event model for deadline verification of hard real-time systems. In: Proceedings of the fifth Euromicro workshop on real-time systems, 1993, pp 118–123. doi:10.1109/EMWRT.1993.639067

  19. Hamann A, Racu R, Ernst R (2006) A formal approach to robustness maximization of complex heterogeneous embedded systems. In: Proceedings of the international conference on hardware – software codesign and system synthesis (CODES), Seoul

    Google Scholar 

  20. Hamann A, Racu R, Ernst R (2007) Multidimensional robustness optimization in heterogeneous distributed embedded systems. In: Proceedings of the 13th IEEE real-time and embedded technology and applications symposium

    Google Scholar 

  21. Henia R, Hamann A, Jersak M, Racu R, Richter K, Ernst R (2005) System level performance analysis – the symTA/S approach. IEE Proc Comput Digit Tech 152(2):148–166. doi:10.1049/ip-cdt:20045088

    Article  Google Scholar 

  22. Lampson BW, Redell DD (1980) Experience with processes and monitors in mesa. Commun ACM 23(2):105–117. doi:10.1145/358818.358824

    Article  Google Scholar 

  23. Lehoczky JP (1990) Fixed priority scheduling of periodic task sets with arbitrary deadlines. In: Proceedings of the 11th real-time systems symposium, pp 201–209. doi:10.1109/REAL.1990.128748

  24. Liu JW (2000) Real-time systems. Prentice Hall, Englewood Cliffs

    Google Scholar 

  25. Negrean M, Ernst R (2012) Response-time analysis for non-preemptive scheduling in multi-core systems with shared resources. In: Proceedings of the 7th IEEE international symposium on industrial embedded systems (SIES), Karlsruhe

    Google Scholar 

  26. Negrean M, Ernst R, Schliecker S (2012) Mastering timing challenges for the design of multi-mode applications on multi-core real-time embedded systems. In: 6th international congress on embedded real-time software and systems (ERTS), Toulouse

    Google Scholar 

  27. Negrean M, Neukirchner M, Stein S, Schliecker S, Ernst R (2011) Bounding mode change transition latencies for multi-mode real-time distributed applications. In: 16th IEEE international conference on emerging technologies and factory automation (ETFA 2011), Toulouse. http://dx.doi.org/10.1109/ETFA.2011.6059009

  28. Negrean M, Schliecker S, Ernst R (2009) Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources. In: Proceedings of the Design, Automation, and Test in Europe (DATE), Nice. http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5090720

  29. Pellizzoni R, Schranzhofer A, Chen JJ, Caccamo M, Thiele L (2010) Worst case delay analysis for memory interference in multicore systems. In: Design, automation test in Europe conference exhibition (DATE 2010), pp 741–746. doi:10.1109/DATE.2010.5456952

  30. Quinton S, Ernst R, Bertrand D, Yomsi PM (2012) Challenges and new trends in probabilistic timing analysis. In: Design, automation & test in Europe conference & exhibition (DATE 2012), pp 810–815. doi:10.1109/DATE.2012.6176605

  31. Quinton S, Hanke M, Ernst R (2012) Formal analysis of sporadic overload in real-time systems. In: Design, automation test in Europe conference exhibition (DATE), pp 515–520. doi:10.1109/DATE.2012.6176523

  32. Quinton S, Negrean M, Ernst R (2013) Formal analysis of sporadic bursts in real-time systems. In: Design, automation test in Europe conference exhibition (DATE), pp 767–772. doi:10.7873/DATE.2013.163

  33. Racu R, Hamann A, Ernst R (2008) Sensitivity analysis of complex embedded real-time systems. Real-Time Syst 39:31–72

    Article  MATH  Google Scholar 

  34. Rafik Henia RE (2007) Scenario aware analysis for complex event models and distributed systems. In: Proceedings real-time systems symposium

    Google Scholar 

  35. Real J, Crespo A (2004) Mode change protocols for real-time systems: a survey and a new proposal. Real-Time Syst 26(2):161–197. doi:10.1023/B:TIME.0000016129.97430.c6

    Article  MATH  Google Scholar 

  36. Richter K (2005) Compositional scheduling analysis using standard event models. Ph.D. thesis, TU Braunschweig, IDA

    Google Scholar 

  37. Richter K, Jersak M, Ernst R (2003) A formal approach to MpSoC performance verification. Computer 36(4):60–67

    Article  Google Scholar 

  38. Schlatow J, Ernst R (2016) Response-time analysis for task chains in communicating threads. In: 22nd IEEE real-time embedded technology and applications symposium (RTAS 2016), Vienna

    Google Scholar 

  39. Schliecker S (2011) Performance analysis of multiprocessor real-time systems with shared resources. Ph.D. thesis, Technische Universität Braunschweig, Braunschweig. http://www.cuvillier.de/flycms/de/html/30/-UickI3zKPS76fkY=/Buchdetails.html

  40. Schliecker S, Ernst R (2008) Compositional path latency computation with local busy times. Technical report IDA-08-01, Technical University Braunschweig, Braunschweig

    Google Scholar 

  41. Schliecker S, Ernst R (2009) A recursive approach to end-to-end path latency computation in heterogeneous multiprocessor systems. In: Proceedings of the 7th international conference on hardware software codesign and system synthesis (CODES-ISSS). ACM, Grenoble. http://doi.acm.org/10.1145/1629435.1629494

  42. Schliecker S, Negrean M, Ernst R (2009) Response time analysis in multicore ECUs with shared resources. IEEE Trans Ind Inf 5(4):402–413. http://ieee-ies.org/tii/issues/iit09_4.shtml

    Article  Google Scholar 

  43. Schliecker S, Rox J, Ivers M, Ernst R (2008) Providing accurate event models for the analysis of heterogeneous multiprocessor systems. In: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis. ACM, pp 185–190

    Google Scholar 

  44. Sebastian M, Axer P, Ernst R (2011) Utilizing hidden Markov models for formal reliability analysis of real-time communication systems with errors. In: IEEE 17th Pacific Rim international symposium on dependable computing (PRDC 2011), pp 79–88. doi:10.1109/PRDC.2011.19

  45. Service ASC. Arinc 600 series. http://store.aviation-ia.com/cf/store/catalog.cfm?prod_group_id=1&category_group_id=3. Accessed 16 Mar 2016

  46. Stein S, Diemer J, Ivers M, Schliecker S, Ernst R (2008) On the convergence of the symta/s analysis. Technical report, TU Braunschweig, Braunschweig

    Google Scholar 

  47. Sun J, Liu JWS (1995) Bounding the end-to-end response time in multiprocessor real-time systems. In: Proceedings of the third workshop on parallel and distributed real-time systems, 1995, pp 91–98. doi:10.1109/WPDRTS.1995.470502

  48. Thiele D, Axer P, Ernst R (2015) Improving formal timing analysis of switched ethernet by exploiting fifo scheduling. In: Design automation conference (DAC), San Francisco

    Google Scholar 

  49. Thiele L, Chakraborty S, Naedele M (2000) Real-time calculus for scheduling hard real-time systems. In: Proceedings of the IEEE international symposium on circuits and systems. Emerging technologies for the 21st century, 2000, pp 101–104. doi:10.1109/ISCAS.2000.858698

  50. Tindell KW, Burns A, Wellings AJ (1992) Mode changes in priority preemptively scheduled systems. In: Real-time systems symposium, 1992, pp 100–109. doi:10.1109/REAL.1992.242672

  51. Wilhelm R, Engblom J, Ermedahl A, Holsti N, Thesing S, Whalley D, Bernat G, Ferdinand C, Heckmann R, Mitra T, Mueller F, Puaut I, Puschner P, Staschulat J, Stenstrom P (2008) The worst-case execution time problem – overview of methods and survey of tools. ACM Trans Embed Comput Syst 7(3):Art. 36

    Google Scholar 

  52. Wilhelm R, Engblom J, Ermedahl A, Holsti N, Thesing S, Whalley D, Bernat G, Ferdinand C, Heckmann R, Mitra T, Mueller F, Puaut I, Puschner P, Staschulat J, Stenström, P (2008) The worst-case execution-time problem—overview of methods and survey of tools. ACM Trans Embed Comput Syst 7(3):36:1–36:53. doi:10.1145/1347375.1347389

  53. Xu W, Hammadeh Z, Quinton S, Kröller A, Ernst R (2015) Improved deadline miss models for real-time systems using typical worst-case analysis. In: 27th Euromicro conference on real-time systems (ECRTS), Lund

    Google Scholar 

Download references

Acknowledgements

The project leading to this overview has received funding from the European Union’s Horizon 2020 research and innovation program under grant agreement No 644080 as well as from the German Research Foundation (DFG) under the contract number TWCA ER168/30-1.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Robin Hofmann .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2017 Springer Science+Business Media Dordrecht

About this entry

Cite this entry

Hofmann, R., Ahrendts, L., Ernst, R. (2017). CPA: Compositional Performance Analysis. In: Ha, S., Teich, J. (eds) Handbook of Hardware/Software Codesign. Springer, Dordrecht. https://doi.org/10.1007/978-94-017-7267-9_24

Download citation

Publish with us

Policies and ethics