Abstract
One among the several challenges in the area of applied cryptography is not just devising a secure cryptographic algorithm but also to manage with its secure and efficient implementation in the hardware and software platforms. Cryptographic algorithms have widespread use for every conceivable purpose. Hence, secure implementation of the algorithm is essential in order to thwart the side channel attacks. Also, most of the cryptographic algorithms rely on modular arithmetic, algebraic operations and mathematical functions and hence are computation intensive. Consequently, these algorithms may be isolated to be implemented on a secure and separate cryptographic unit.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Lilian Bossuet, Architectures of Flexible Symmetric Key CryptoEngines – A Survey: From Hardware Coprocessor to Multi-Crypto-Processor System on Chip, ACM Computing Surveys, Vol 45, No. 4, Article 41, August 2013.
Sandro Bartolini, Instruction Set Extensions for Cryptographic Applications, Springer Cryptographic Engineering, 2009.
Stefan Tillich, Instruction Set extensions for support of Cryptography on Embedded Systems, Ph D thesis, Graz University of Technology Nov 2008.
Lubos Gaspar, Cryptoprocessor –Architecture, Programming and Evaluation of the Security, Ph D Thesis, November 2012.
Sujoy Sinha Roy et al, Compact Ring-LWE Cryptoprocessor, Springer LNCS Vol 8731, 2014.
Michael Grand et al, Design and Implementation of a Multi-Core Crypto-Processor for Software Defined Radios, Springer LNCS Vol 6578 2011.
Kotaro Okamoto et al, A Hierarchical Formal Approach to Verifying Side-channel Resistant Cryptographic Processors in Hardware-Oriented Security and Trust (HOST), 2014 IEEE International Symposium.
Santosh Ghosh et al, BLAKE-512-Based 128-Bit CCA2 Secure Timing Attack Resistant McEliece Cryptoprocessor, IEEE Transactions on Computers 2014.
Hans Eberle et al, A Public-key Cryptographic Processor for RSA and ECC, IEEE proceeding 2004.
Hareesh Khattri et al, HSDL: A Security Development Lifecycle for Hardware Technologies 2012 IEEE International Symposium on Hardware-Oriented Security & Trust.
Pawel Swierczynski et al, Physical Security Evaluation of the Bitstream Encryption Mechanism of Altera Stratix II and Stratix III FPGAs, ACM Transactions on Reconfigurable Technology and Systems, Vol. 7, No. 4, Article 7, Publication date: December 2014.
Power Kotaro Okamoto, A Hierarchical Formal Approach to Verifying Side-channel Resistant Cryptographic Processors, IEEE, 2014.
Amir Moradi, Side-Channel Leakage through Static Power Should We Care In Practice.
Jen-Wei Lee, Efficient Power-Analysis-Resistant Dual-Field Elliptic Curve Cryptographic Processor Using Heterogeneous Dual-Processing-Element Architecture, IEEE Transactions On Very Large Scale Integration Systems, Vol. 22, No. 1, January 2014.
J. Alex Halderman et al, Lest We Remember: Cold Boot Attacks on Encryption Keys, Proc. 2008 USENIX Security Symposium.
MoezBen MBarka, Cryptoprocessor Application & Attacks Survey, May 2008.
Gokhan Sayiler, Cryptoraptor: High Throughput Reconfigurable Cryptographic Processor, IEEE 2014.
Rajesh Kannan et al, Reconfigurable Cryptoprocessor for Multiple Crypto Algorithm, IEEE Symposium 2011.
Tim Erhan Guneysu, Thesis, Cryptography and Cryptanalysis of Reconfigurable Devices Bochum, 2009.
Axer York Poschmann, Ph D Thesis, Lightweight Cryptography Feb 2009.
Xin Xin Fan et al, FPGA Implementation of Humming bird cryptographic algorithm, IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 2010.
Thomas Wollinger et al, Security on FPGAs: State of Art Implementations and Attacks, ACM Transactions on Embedded Computing Systems, Vol. 3, No. 3, August 2004.
HoWon Kim et al, Design and Implementation of Private and Public Key Cryptoprocessor and its Application to a Security System.
Zhije Shi et al, Hardware Implementation of Hash Function, Springer LLC 2012.
Bertoni, The Keccak sponge function family: Hardware performance 2010.
Beuchat et al, Compact Implementation of BLAKE on FPGA, 2010.
Santosh Gosh et al, A speed area optimized embedded Coprocessor for Mc Eliece Cryptosystem, IEEE Conference 2012.
Acknowledgments
This work has been carried out as a part of Ph D under TEQIP-II.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer India
About this paper
Cite this paper
Natti, R., Rangu, S. (2016). Implementations of Secure Reconfigurable Cryptoprocessor a Survey. In: Satapathy, S., Mandal, J., Udgata, S., Bhateja, V. (eds) Information Systems Design and Intelligent Applications. Advances in Intelligent Systems and Computing, vol 433. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2755-7_2
Download citation
DOI: https://doi.org/10.1007/978-81-322-2755-7_2
Published:
Publisher Name: Springer, New Delhi
Print ISBN: 978-81-322-2753-3
Online ISBN: 978-81-322-2755-7
eBook Packages: EngineeringEngineering (R0)