Abstract
The demand for high-performance WSN is increasing and its power consumption has threatened the life of the WSN. In WSN, different factors are affecting the power consumption like sensor node, communication protocols and packet data transfer. After power analysis of WSN, it is identified that reduction in power consumption of sensor nodes is vital in WSN. Nowadays, FPGA configurable architecture becomes attractive solutions to design the sensor node due to its advanced features. The proposed system presents the design and implementation of power saving technique for wireless sensor node with power management unit (DVFS + Clock gating) controlled by cooperative custom unit with parallel execution capability on FPGA. The customizable cooperative unit is based on customization of Operating System (OS) acceleration using dedicated hardware and apply it to soft core processor. This unit will reduce OS CPU overhead involved in processor based sensor node implementation. The power management unit performs functionalities like control the clock of the soft processor, hardware peripherals and put them in proper state based on hardware requirement of application (tasks) under execution. Additionally, there is a need to dynamically scale the voltage and frequency by considering control signals from cooperative custom unit. In this proposed work, the performance and power consumption of FPGA-based power saving technique for sensor node can be compared with the power consumption in the processor based implementation of sensor nodes. The proposed work aims to design efficient power saving techniques for wireless sensor node using FPGA configurable architecture.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Verdone, R., Dardari, D., Mazzini, G.: Conti. a. wireless sensor and actuator networks (2008)
Chong, C.Y., Kumar, S.P.: Sensor networks: evolution, opportunities, and challenges. Proc. IEEE 91(8), 1247–1256 (2003)
Lymberopoulos, D., Priyantha, N.B., Zhao, F.: mPlatform: a reconfigurable architecture and efficient data sharing mechanism for modular sensor nodes. In: Proceedings of the 6th international conference on Information processing in sensor networks, ACM, pp. 128–137 (2007)
Vhatkar, S., Atique, M.: Design issues, characteristics and challenges in routing protocols for wireless sensor networks. Int. J. Comput. Appl. (IJCA) 1(2), 42–47 (2013)
Murdock, J.N., Rappaport, T.S.: Consumption factor and power-efficiency factor: A theory for evaluating the energy efficiency of cascaded communication systems. IEEE J. Sel. Areas Commun. 32(2), 221–236 (2014)
Healy, M., Newe, T., Lewis, E.: Wireless sensor node hardware: a review. In: Sensors, 2008 IEEE, IEEE, pp. 621–624 (2008)
Bellis, S.J., Delaney, K., O’Flynn, B., Barton, J., Razeeb, K.M., O’Mathuna, C.: Development of field programmable modular wireless sensor network nodes for ambient systems. Comput. Commun. 28(13), 1531–1544 (2005)
Poellabauer, C., Singleton, L., Schwan, K.: Feedback-based dynamic voltage and frequency scaling for memory-bound real-time applications. In: Real Time and Embedded Technology and Applications Symposium, 2005. RTAS 2005. 11th IEEE, IEEE, pp. 234–243 (2005)
Dargie, W.: Dynamic power management in wireless sensor networks: state-of-the-art. IEEE Sens. J. 12(5), 1518–1528 (2012)
Moinzadeh, P., Mechitov, K.A., Shiftehfar, R., Abdelzaher, T.F., Agha, G.A., Spencer Jr., B.F.: Dynamic voltage scaling techniques for energy efficient synchronized sensor network design. Technical report (2011)
Severini, M., Squartini, S., Piazza, F., Conti, M.: Energy-aware task scheduler for self-powered sensor nodes: From model to firmware. Ad Hoc Netw. 24, 73–91 (2015)
Hoang, V.T., Julien, N., Berruet, P.: Increasing the autonomy of wireless sensor node by effective use of both dpm and dvfs methods. In: Faible Tension Faible Consommation (FTFC), 2013 IEEE, IEEE (2013) 1–4
Alshaibi, A., Vial, P., Ros, M.: Hybrid power saving technique for wireless sensor networks. In: Wireless Information Technology and Systems (ICWITS), 2012 IEEE International Conference on, IEEE (2012) 1–4
GarcÃa, G.J., Jara, C.A., Pomares, J., Alabdo, A., Poggi, L.M., Torres, F.: A survey on fpga-based sensor systems: towards intelligent and reconfigurable low-power sensors for computer vision, control and signal processing. Sensors 14(4), 6247–6278 (2014)
Berder, O., Sentieys, O.: Powwow: Power optimized hardware/software framework for wireless motes. In: Architecture of Computing Systems (ARCS), 2010 23rd International Conference on, VDE, pp. 1–5 (2010)
Shahzad, K., Cheng, P., Oelmann, B.: Sentiof: an FPGA based high-performance and low-power wireless embedded platform. In: Computer Science and Information Systems (FedCSIS), 2013 Federated Conference on, IEEE, pp. 901–906 (2013)
Halawani, Y., Mohammad, B., Humouz, D., Al-Qutayri, M., Saleh, H.: Memristor for energy efficient wireless sensor node. In: Design and Test Symposium (IDT), 2013 8th International, IEEE, pp. 1–2 (2013)
Beigné, E., Clermidy, F., Lattard, D., Miro-Panades, I., Thonnart, Y., Vivet, P.: Fine-grain DVFS and AVFS techniques for complex soc design: an overview of architectural solutions through technology nodes. In: 2015 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, pp. 1550–1553 (2015)
Ammari, H.M.: The Art of Wireless Sensor Networks. Springer, Berlin (2014)
Sindhwani, M., Oliver, T., Maskell, D.L., Srikanthan, T.: RTOS acceleration techniques-review and challenges. In: Sixth Real-Time Linux Workshop, p. 131 (2004)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer-Verlag GmbH Germany, part of Springer Nature
About this chapter
Cite this chapter
Patil, V.S., Mane, Y.B., Deshpande, S. (2019). FPGA Based Power Saving Technique for Sensor Node in Wireless Sensor Network (WSN). In: Mishra, B., Dehuri, S., Panigrahi, B., Nayak, A., Mishra, B., Das, H. (eds) Computational Intelligence in Sensor Networks. Studies in Computational Intelligence, vol 776. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-57277-1_16
Download citation
DOI: https://doi.org/10.1007/978-3-662-57277-1_16
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-662-57275-7
Online ISBN: 978-3-662-57277-1
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)