Skip to main content

A Novel Parallel Hardware Methodology for Solving Linear System of Equations

  • Conference paper
  • First Online:
2012 International Conference on Information Technology and Management Science(ICITMS 2012) Proceedings
  • 2074 Accesses

Abstract

In this paper, we proposed a parallel hardware methodology employing the modified Gaussian elimination algorithm to efficiently solve linear system of equations (LSEs). Two parallel operators are issued in the hardware-optimized algorithm. Moreover, to be the proof-of-concept, the proposed parallel methodology is implemented to hardware structures in cases to address solving LSEs over GF(2) (primarily are bits operation) and LSEs with floating-point (IEEE-754 standard, 32-bit single precision) coefficient matrix. The corresponding hardware is mainly composed of uniformly distributed basic cells which store and register data, yielding a standalone worst case time complexity O(n 2) opposed to O(n 3) of the software replication. Finally, the given experimental result inosculated with the theory analysis.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  • Abdul Gaar A, Luk W, Cheung PY, Shirazi N, Hwang J (2002) Automating customization of floating-point designs. In: Proceedings of the 12th international workshop on field programmable logic and application (FPL 2002), LNCS 2438, Montpellier, France, 2–4 September 2002, pp 523–533

    Google Scholar 

  • Cormen T, Leiserson C, Rivest R, Stein C (2001) Introduction to algorithms, 2nd edn. MIT Press, Cambridge

    Google Scholar 

  • Detrey J, de Dinechin F (2006) A VHDL library of parametrisable floating-point and LNS operators for FPGA, http://www.ens-lyon.fr/LIP/Arenaire/Ware/FPLibrary/, LIP-ENS Lyon

  • Detrey J, de Dinechin F (2009) P.07. FPLibrary v0.91 user documentation, LIP-ENS Lyon

    Google Scholar 

  • Endo T, Taura K (2005) Highly latency tolerant Gaussian elimination. Grid computing workshop, 13–14 November 2005, Seattle, WA, pp 91–98

    Google Scholar 

  • Galoppo N, Govindaraju N, Henson M, Manocha D (2005) LU-GPU: Efficient algorithms for solving dense linear systems on graphics hardware. In: ACM/IEEE SC-05 conference, Seattle, WA, 12–18 November 2005

    Google Scholar 

  • Parkinson D (1984) A compact algorithm for Gaussian elimination over GF(2) implemented on highly parallel computers. Parallel Comput 1:65–73

    Article  Google Scholar 

  • Trefethen LN, Schreiber RS (1990) Average case stability of Gaussian elimination. SIAM J Matrix Anal Appl 11(3):335–360

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Bowei Zhang .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Zhang, B., Gu, G., Sun, L., Zhang, X. (2013). A Novel Parallel Hardware Methodology for Solving Linear System of Equations. In: Xu, B. (eds) 2012 International Conference on Information Technology and Management Science(ICITMS 2012) Proceedings. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-34910-2_37

Download citation

Publish with us

Policies and ethics