Abstract
This chapter outlines the structure of the modern integrated circuits (IC) and the necessity of the I/O buffers circuit for ensuring reliable chip-to-chip communication in high-speed digital communication I/O links. Nonlinear circuit simulation based on dc and transient analysis is discussed in order to properly figure out the importance of these algorithms by addressing their convergence issue and computational cost for signal integrity simulation. Moreover, the nonlinear dynamic intrinsic and extrinsic characteristics of the I/O buffers circuit are identified and analyzed. Moreover, this chapter describes IBIS and Mpilog modelling algorithms at circuit level and explains the reason behind the adoption of these modeling tools at different computer aided design (CAD) tools and design houses as opposed to the SPICE transistor level models in the simulation of printed circuit board (PCB) performance for signal and power integrity simulation. The different design steps of the system identification framework are detailed in the context of accurately capturing the nonlinear dynamic behavior of the I/O buffers electrical circuit. With the aim of analyzing the origins of behavioral modeling developed for output buffer/driver to capture its nonlinear and memory effects and in a way to establish a link with their modeling approaches through large-signal equivalent circuit model and parametric curve fitting techniques, a comprehensive overview of the mathematical modeling framework based on system identification theory is presented in this chapter. For sake of simplicity, the methodology is firstly described for one-port active devices. Then, it is extended to two-ports covering the black-box and the gray-box formulations and identification for modeling the driver’s nonlinear dynamic behaviors where the state-of the-art Input/output Buffer Information Specification (IBIS) and parametric modeling are analyzed and discussed.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Prodanov, W., Valle, M., Buzas, R., & Pierscinski, H. (2008, May). Behavioral models of basic mixed mode circuits: Practical issues and application. In IEEE european conference on circuit theory and design (pp. 854–857).
Caniggia, S., & Maradei, F. (2008). Signal integrity and radiated emission of high-speed digital systems. New York: Wiley.
Pen Li, M. (2007). Jitter, noise, and signal integrity at high-speed, Prentice hall modern semiconductor series.
Jun, F., Xiaoning, Y., Kim, J., Archambeault, B., & Orlandi, A. (2010). Signal integrity design for high-speed digital circuits: Progress and directions. IEEE Transactions on Electromagnetic Compatibility, 52(2), 392–400.
Chenjie, Gu. (2012). Challenges in post-silicon validation of high-speed I/O links. In International conference on computer aided design.
Dghais, W., Cunha, T. R., & Pedro, J. C. (2010, April). Behavioral model for high-speed digital buffer/driver. In Integrated nonlinear microwave and millimeter-wave circuits (pp. 110–113).
Gielen, G. (2005). CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip. IEEE Proceedings Computers and Digital Techniques, 152, 317–332.
Wood, J., Root, D. E., & Tufillaro, N. B. (2004, September). A behavioral modeling approach to nonlinear model-order reduction for RF/microwave ICs and systems. IEEE Transactions on Microwave Theory and Techniques, 52(9).
Ljung, L. (1987). System identification: Theory for the user. Prentice-Hall.
Aaen, P., Pla, J., & Wood, J. (2007). Modeling and characterization of RF and microwave power FETs. New York: Cambridge University Press.
Maas, S. (1992). Microwave mixers. Norwood. MA: Artech House.
Varma, A. K., Steer, M., & Franzon, P. D. (2008). Improving behavioral IO buffer modeling based on IBIS. IEEE Transaction on Advanced Packaging, 31(4), 711–721.
Dang, T., Donze, A., & Maler, O. (2004). Verification of analog and mixed-signal circuits using hybrid systems techniques. In A. Hu, & A. Martin (Eds.), Formal methods for computer aided design (Vol. 3312, pp. 21–36). Heidelberg: LNCS, Springer.
Zhu, T., Steer, M. B., & Franzon, P. D. (2011, August). Accurate and scalable IO buffer macromodel based on surrogate modeling. IEEE Transaction on Component, Packaging and Manufacturing Technology, 1(8), 1240–1249.
Schreurs, D., Wood, J., Tufillaro, N., Usikov, D., Barford, L., & Root, D.E. (2000). The construction and evaluation of behavioral models for microwave devices based on time-domain large-signal measurements. In IEEE international electron devices meeting (pp. 819–822).
Pedro, J. C., & Maas, S. A. (2005, April). Comparative overview of microwave and wireless power-amplifier behavioral modeling approaches. IEEE Transactions on Microwave Theory and Techniques, 53(4), 1150–1163.
Sjöberg, J., et al. (1995). Nonlinear black-box modeling in system identification: A unified overview. Automatica, 31(12), 1691–1724.
Curras-Francos, M., Tasker, P., Fernandez-Barciela, M., Campos-Roca, Y., & Sanchez, E. (2000). Direct extraction of nonlinear FET Q-V functions from time domain large-signal measurements. IEEE Microwave and Guided Wave Letters, 531–533.
Schreurs, D., Verspecht, J., Vandenberghe, S., Carchon, G., van der Zanden, K., & Nauwelaers, B. (1999). Easy and accurate empirical transistor model parameter estimation from vectorial large-signal measurements. In IEEE MTT symposium.
Root, D. E., Wood, J., Tufillaro, N., Schreurs, D., & Pekker, A. (2002, October). Systematic behavioral modeling of nonlinear microwave/RF circuits in the time domain using techniques from nonlinear dynamical systems. In Proceedings of the IEEE international workshop on behavioral modeling and simulation (pp. 71–74).
Chan, J. Z., Allebach, J. P., & Bouman, C. A. (1997, September). Sequential linear interpolation of multidimensional function. IEEE Transaction on Image Processing, 6(9).
IBIS (I/O Buffer Information Specification)—Ver. 6.1. (2015, September). [online] Available https://ibis.org/.
Stievano, I. S., Canavero, F. G., & Maio, I. A. (2002). Parametric macromodels of digital I/O ports. IEEE Transactions on Advanced Packaging, 25(2), 255–264.
Dghais, W., Cunha, T. R., & Pedro, J. C. (2013, October). A novel two-port behavioral model for I/O buffer overclocking simulation. IEEE Transactions on Components, Packaging and Manufacturing Technology, 3(10), 1754–1763.
Mutnury, B., Swaminathan, M., & Libous, J. P. (2006). Macromodeling of nonlinear digital I/O drivers. IEEE Transactions Advanced Packaging, 29(1), 102–113.
Dghais, W., Cunha, T. R., & Pedro, J. C. (2012, December). Reduced-order parametric behavioral model for digital buffers/drivers with physical support. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2(12), 1–10.
Sjöberg, J., et al. (1995). Nonlinear black-box modeling in system identification: A unified overview. Automatica, 31(12), 1691–1724.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this chapter
Cite this chapter
Dghais, W., Alam, M. (2018). IBIS and Mpilog Modelling Frameworks for Signal Integrity Simulation. In: Alam, M., Dghais, W., Chen, Y. (eds) Real-Time Modelling and Processing for Communication Systems. Lecture Notes in Networks and Systems, vol 29. Springer, Cham. https://doi.org/10.1007/978-3-319-72215-3_2
Download citation
DOI: https://doi.org/10.1007/978-3-319-72215-3_2
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-72214-6
Online ISBN: 978-3-319-72215-3
eBook Packages: EngineeringEngineering (R0)