Abstract
In the sandbox world of cyber-physical systems and internet-of-things a number of applications is only eclipsed by a number of products that provide solutions for specific problem or set of problems. Initiatives like the European project \(EMC^2\) serve as cross-disciplinary incubators for novel technologies and fuse them together with state-of-the-art industrial applications. This paper reflects on challenges in scope of hardware architectures and related technologies. It also provides a short overview of several technologies explored in the project that provide bridging solutions for these problems.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Beneš, V.E.: On rearrangeable three-stage connecting networks. Bell Syst. Tech. J. 41(5), 1481–1492 (1962). doi:10.1002/j.1538-7305.1962.tb03990.x. http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=6769814
Clos, C.: A study of non-blocking switching networks. Bell Syst. Tech. J. 32, 406–424 (1952). doi:10.1002/j.1538-7305.1953.tb01433.x
Druml, N., Fleischmann, G., Heidenreich, C., Leitner, A., Martin, H., Herndl, T., Holweg, G.: Time-of-flight 3D imaging for mixed-critical systems. In: 13th International Conference on Industrial Informatics (INDIN), pp. 1432–1437 (2015)
Georgiou, K., Kerrison, S., Chamski, Z., Eder, K.: Energy transparency for deeply embedded programs. ACM Trans. Archit. Code Optim. (TACO) 14(1), 8 (2017)
Horsinka, S.A., Meyer, R., Wagner, J., Buchty, R., Berekovic, M.: On RTL to TLM abstraction to benefit simulation performance and modeling productivity in noc design exploration. In: NoCArc 2014: Proceedings of the 2014 International Workshop on Network on Chip Architectures. ACM (2014). http://doi.acm.org/10.1145/2685342.2685349
Isakovic, H., Grosu, R.: A heterogeneous time-triggered architecture on a hybrid system-on-a-chip platform. In: 2016 IEEE 25th International Symposium on Industrial Electronics (ISIE), pp. 244–253 (2016). doi:10.1109/ISIE.2016.7744897
Kerrison, S., May, D., Eder, K.: A benes based NoC switching architecture for mixed criticality embedded systems. In: 2016 IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC), pp. 125–132 (2016). doi:10.1109/MCSoC.2016.50
Kostrzewa, A., Saidi, S., Ernst, R.: Slack-based resource arbitration for real-time. In: Design, Automation Test in Europe Conference Exhibition (DATE), pp. 1012–1017 (2016)
Lee, E., Seshia, S.: Introduction to Embedded Systems: A Cyber-Physical Systems Approach. Electrical Engineering and Computer Sciences, Lulu.com (2011). https://books.google.at/books?id=MgXvLFE7HIgC
LLVMorg: The LLVM Compiler Infrastructure (2014). http://www.llvm.org/
Mehta, A.B.: System verilog assertions. In: Mehta, A.B. (ed.) SystemVerilog Assertions and Functional Coverage. Springer, New York (2014). doi:10.1007/978-1-4614-7324-4_2
Meyer, R., Wagner, J., Buchty, R., Berekovic, M.: Universal scripting interface for systemc. In: DVCon Europe Conference Proceedings 2015 (2015). https://dvcon-europe.org/sites/dvcon-europe.org/files/archive/2015/proceedings/DVCon_Europe_2015_TA3_1_Paper.pdf
Meyer, R., Wagner, J., Farkas, B., Horsinka, S., Siegl, P., Buchty, R., Berekovic, M.: A scriptable standard-compliant reporting and logging framework for systemC. ACM Trans. Embed. Comput. Syst. 16(1), 6 (2016). doi:10.1145/2983623
Moore, G.E., et al.: Cramming more components onto integrated circuits. Proc. IEEE 86(1), 82–85 (1998)
Pyka, A., Rohde, M., Uhrig, S.: Performance evaluation of the time analysable on-demand coherent cache. In: 4th IEEE International Workshop on Multicore and Multithreaded Architectures and Algorithms, Melbourne, Australia (2013)
Pyka, A., Rohde, M., Uhrig, S.: A real-time capable coherent data cache for multi-cores. Concur. Comput.: Pract. Exp. 26(6), 1342–1354 (2014)
Pyka, A., Tadros, L., Uhrig, S.: WCET analysis of parallel Benchmarks using on-demand coherent cache. In: 3rd Workshop on High-Performance and Real-time Embedded Systems (HiRES 2015) (2015)
Salloum, C., Elshuber, M., Höftberger, O., Isakovic, H., Wasicek, A.: The ACROSS MPSoC - a new generation of multi-core processors designed for safety-critical embedded systems. In: 2012 15th Euromicro Conference on Digital System Design (DSD), pp. 105–113 (2012). doi:10.1109/DSD.2012.126
Schuster, T., Meyer, R., Buchty, R., Fossati, L., Berekovic, M.: SoCRocket - a virtual platform for the european space agency’s SoC development. In: 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), pp. 1–7 (2014). doi:10.1109/ReCoSoC.2014.6860690
Braunschweig, T.U.: Transaction-Level Modeling Framework for Space Applications. https://github.com/socrocket
UTIA: UTIA public www server dedicated to the EMC2 project (2016). http://sp.utia.cz/index.php?ids=projects/emc2
Xilinx Inc.: Xilinx Inc. (2016). http://www.xilinx.com
Acknowledgment
This research has received funding from the ARTEMIS Joint Undertaking (JU) in European project \(EMC^2\) under grant agreement no. 621429.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing AG
About this paper
Cite this paper
Isakovic, H. et al. (2017). A Survey of Hardware Technologies for Mixed-Critical Integration Explored in the Project \(EMC^2\) . In: Tonetta, S., Schoitsch, E., Bitsch, F. (eds) Computer Safety, Reliability, and Security . SAFECOMP 2017. Lecture Notes in Computer Science(), vol 10489. Springer, Cham. https://doi.org/10.1007/978-3-319-66284-8_12
Download citation
DOI: https://doi.org/10.1007/978-3-319-66284-8_12
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-66283-1
Online ISBN: 978-3-319-66284-8
eBook Packages: Computer ScienceComputer Science (R0)