Abstract
As CMOS technology scales down to the nanometer technology, the thickness of the gate oxide becomes thinner and thinner, the breakdown voltage of the gate oxide reduces largely. It is imperative to reduce the trigger voltage and improve the turn-on speed of the SCR for ESD protection. In order to reduce the trigger voltage, a novel gate-coupled silicon-controlled rectifier (GCSCR) device is proposed without using an external trigger circuit. In the GCSCR structure, there is a parasitic RC sub-network which can provide a potential to make the SCR turn on. The trigger voltage of the GCSCR is lower than that of the conventional SCR device to effectively protect the interior CMOS circuits. The simulation and experimental results show that the trigger voltage of the GCSCR can be adjusted by changing the sizes of the device layout parameters and the ESD robustness of the GCSCR is same as the conventional LVTSCR. For improving the turn-on speed of the SCR, a new SCR with the variation lateral base doping (VLBD) structure (VSCR) is proposed for electrostatic discharge (ESD) protection. Through theoretical analysis, the turn-on speed of the SCR was determined mainly by the base transit time of the parasitic p-n-p and n-p-n transistors of the SCR. The VLBD structure can reduce the base transit time of the bipolar transistors to improve the turn-on speed of the SCR. The experimental and simulation results show that the turn-on time of the SCR with the VLBD structure (VSCR) is 12% less than that of the MLSCR with the traditional uniform base doping without adding extra process masks and increasing the chip area.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
L. Lou, J.J. Liou, A novel and robust un-assisted, low-trigger and high-holding voltage SCR (uSCR) for area-efficient on-chip ESD protection. IEEE Conference on Electron Devices and Solid-Static Circuits, 2007, pp. 605–607
C. Russ, M.P.J. Mergens et al., GGSCRs:GGNMOS triggered silicon controlled rectifiers for ESD protection in deep sub-micron CMOS processer. Proceedings of EOS/ESD Symposium, 2001, pp. 22–31
A. Chatterjee, T. Polgreen, A low-voltage triggering SCR for on-chip ESD protection at output and input pads. IEEE Electron Device Lett. 12(1), 21–22 (1991)
M.D. Ker, K.C. Hsu, Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuit. IEEE Transactions on Device and Materials Reliability, 2005, pp. 235–249
M.-D. Ker, S.-H. Chen, Implementation of initial-on ESD protection concept with PMOS-triggered SCR devices in deep-submicron CMOS technology. IEEE J. Solid-State Circuits 42(5), 1158 (2007)
O. Marichal, G. Wybo, B. Van Camp et al., SCR based ESD protection in nanometer SOI technologies. Electrical Overstress/Electrostatic Discharge Symposium, 2005, pp. 1–8
J. Wu, P. Juliano, E. Rosenbaum, Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions. Electrical Overstress/Electrostatic Discharge Symposium Proceedings, 2000, Anaheim, California, USA, pp. 287–295
ESD Association, ESD Association Standard Test Method for Electrostatic Discharge Sensitivity Testing: Charged Device Model-Component Level, ESD STM 5.3.1, 1999
C. Duvvury and R. Rountree, A synthesis of ESD input protection scheme. Electrical Overstress/Electrostatic Discharge Symposium Proceedings, 1991, Las Vegas, Nevada, USA, pp. 88–97
A. Chatterjee, T. Polgreen, A low-voltage triggering SCR for on-chip ESD protection at output and input pads. IEEE Electron Device Lett. 12(1), 21–22 (1991)
M.P.J. Mergens, C.C. Russ, K.G. Verhaege, et al., Speed optimized diode-triggered SCR (DTSCR) for RF ESD protection of ultra-sensitive IC nodes in advanced technologies. IEEE Trans. Device Mater. Reliab. 5(3), 532–542 (2005)
M.D. Ker, K.C. Hsu, Substrate-triggered SCR device for on-chip ESD protection in fully silicided sub-0.25-μm CMOS process. IEEE Trans. Electron Devices 50(2), 397–405 (2003)
C.-Y. Lin, L.-W. Chu, M.-D. Ker, M.-H. Song et al., ESD protection structure with inductor-triggered SCR for RF applications in 65-nm CMOS process. 2012 I.E. International Reliability Physics Symposium, Anaheim, California, USA, pp. EL.3.1–EL.3.5, 2012
S.H. Chen, M.D. Ker, Optimization on MOS-triggered SCR structures for on-chip ESD protection. IEEE Trans. Electron Device 56(7), 1466–1472 (2009)
J. Liu, Z. Liu, Z. Jia, et al., A novel DTSCR with a variation lateral base doping structure to improve turn-on speed for ESD protection. J. Semicond. 35(6), 064010-1–064010-9 (2014)
M.-D. Ker, K.-C. Hsu, SCR device fabricated with dummy-gate structure to improve turn-on speed for effective ESD protection in CMOS technology. IEEE Trans. Semicond. Manuf. 18(2), 320–327 (2005)
B. Song, Y. Han, S. Dong, et al., Compact MOS-triggered SCR with faster turn-on speed for ESD protection. Microelectron. Reliab. 50(9), 1393–1397 (2010)
R.S. Muller, T.I. Kamins, in Device Electronics for Integrated Circuits, 3rd edn.. Bipolar transistors (Wiley, New York, 2002), pp. 337–340
S.H. Voldman, in Latchup. Bipolar transistors (Wiley, Chichester, 2007), pp. 68–135
X.B. Chen, Q.Z. Zhang, Y. Chen, in Microelectric Devices, 2nd edn.. Bipolar transistors (Electronic Industry Press, Beijing, 2005), pp. 91–95
W.M. Webster, On the variation of junction-transistor current-amplification factor with emitter current. Proceedings of IRE, 1954, pp. 914–920
B.J. Baliga, in Fundamentals of Power Semiconductor Devices. Thyristors (Springer, Chichester, 2008), pp. 662–666
S.H. Voldman, in ESD Physics and Devices. Semiconductor devices and ESD (John Wiley & Sons, Chichester, 2004), pp. 112–119
R.A. Ashton, Extraction of time dependent data from time domain reflection transmission line pulse measurements [ESD protection design]. Proceedings of the 2005 International Conference on Microelectronic Test Structures, Leuven, Belgium, 2005, pp. 239–244
M. Huo, Y. Han, Y. Li et al., Study of turn-on characteristics of SCRs for ESD protection with TDR-O and TDR-S TLPs. 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, Singapore, 2010, pp. 1–8
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing AG
About this chapter
Cite this chapter
Liu, J., Liu, Z., Hou, F., Cheng, H., Zhao, L., Tian, R. (2017). Low Trigger Voltage and High Turn-On Speed SCR for ESD Protection in Nanometer Technology. In: Li, T., Liu, Z. (eds) Outlook and Challenges of Nano Devices, Sensors, and MEMS. Springer, Cham. https://doi.org/10.1007/978-3-319-50824-5_6
Download citation
DOI: https://doi.org/10.1007/978-3-319-50824-5_6
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-50822-1
Online ISBN: 978-3-319-50824-5
eBook Packages: EngineeringEngineering (R0)