Skip to main content

CMOS Circuits

  • Chapter
Nanometer CMOS ICs
  • 3502 Accesses

Abstract

Although it was already invented in the 1960s, it took until the mid-1980s before CMOS became the leading technology for VLSI circuits. Prior to that time, only a few circuits were designed in CMOS. These early designs were generally limited to analogue circuits and digital circuits that dissipated little power. Examples include chips for calculators, watches and remote controls. CMOS offers both n-type and p-type MOS transistors. Initially, this meant that CMOS circuits were more costly than their nMOS equivalents.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 159.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

CMOS Physics and Technology (see also Chap. 3)

    CMOS Design Principles (General)

    1. C. Mead, L. Conway, Introduction to VLSI Systems (Addison-Wesley, Reading, MA, 1980)

      Google Scholar 

    2. L.G. Heller et al., Cascode Voltage Switch Logic. IEEE Digest of Technical Papers of the ISSCC (1984)

      Google Scholar 

    3. International Solid-State Circuits Conference Digest of Technical papers, Feb 2000, pp. 90–11, 176–177, 412–413, 422–423

      Google Scholar 

    4. S. Rusu, IEEE Distinguished Lecture. Microprocessor Design in the Nanoscale Era. IEEE Penang Joint Chapter, July 29, 2013

      Google Scholar 

    5. T. Cui et al., 7nm FinFET standard cell layout characterization and power density prediction in near- and super-threshold voltage regimes, in 2014 International Green Computing Conference (IGCC), 3–5 Nov 2014

      Google Scholar 

    6. P. McLellan, FinFET Custom Design. SemiWiki.com, The open Forum for Semiconductor Professionals, 04-02-2014

      Google Scholar 

    7. K. Vaidyanathan et al., Exploiting sub-20-nm complementary metal-oxide semiconductor technology challenges to design affordable systems-on-chip. J. Micro/Nanolith. MEMS MOEMS. 14 (1), 011007 (2014)

      Google Scholar 

    Power Dissipation in CMOS

    1. H.J.M. Veendrick, Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits. IEEE J. Solid State Circuits SC-19 (4), 468–473 (1984)

      Article  Google Scholar 

    For Further Reading

    1. IEEE Journal of Solid-State Circuits

      Google Scholar 

    2. ISSCC and ESSCIRC Conferences, VLSI and ISLPED Symposia, Digests of Technical Papers

      Google Scholar 

    3. R.C. Jaeger, Introduction to Microelectronic Fabrication. Modular Series on Solid-State Devices, vol. 5, (Addison-Wesley, Reading, MA, 1988)

      Google Scholar 

    4. Y. Sakai et al., Advanced Hi-Cmos device technology. IEEE IEDM, Washington DC, pp. 534–537 (1981)

      Google Scholar 

    5. S.M. Sze, Modern Semiconductor Device Physics (Wiley, New York, 1997)

      Google Scholar 

    6. S. Wolf, R.N. Tauber, Silicon Processing for the VLSI Era, vol. 1, Process Technology (Lattice Press, Sunset Beach, CA, 1986)

      Google Scholar 

    7. N. Weste, K. Eshraghian, Principles of CMOS VLSI Design, A Systems Perspective (Addison-Wesley, Reading, MA, 1993)

      Google Scholar 

    8. L.A. Glasser, D.W. Dobberpuhl, The Design and Analysis of VLSI Circuits (Addison-Wesley, Reading, MA, 1985)

      Google Scholar 

    9. M. Annaratone, Digital CMOS Circuit Design (Kluwer Academic Publishers, Boston, 1986)

      Book  Google Scholar 

    10. J.M. Rabaey, Digital Integrated Circuits: A Design Perspective (Prentice Hall, Englewood Cliffs, 1995)

      Google Scholar 

    11. K. Bernstein et al., High Speed CMOS Design Styles (Kluwer Academic Publishers, Boston, 1999)

      Book  MATH  Google Scholar 

    Download references

    Author information

    Authors and Affiliations

    Authors

    Rights and permissions

    Reprints and permissions

    Copyright information

    © 2017 Springer International Publishing AG

    About this chapter

    Cite this chapter

    J.M. Veendrick, H. (2017). CMOS Circuits. In: Nanometer CMOS ICs. Springer, Cham. https://doi.org/10.1007/978-3-319-47597-4_4

    Download citation

    • DOI: https://doi.org/10.1007/978-3-319-47597-4_4

    • Publisher Name: Springer, Cham

    • Print ISBN: 978-3-319-47595-0

    • Online ISBN: 978-3-319-47597-4

    • eBook Packages: EngineeringEngineering (R0)

    Publish with us

    Policies and ethics