Abstract
It is often necessary to debug FPGA designs in hardware, for several reasons:Problems are visible only when design is run in hardware at system speed.It is not feasible to re-create the failure in a simulation environment.It is faster to test the design in hardware than in a simulation or emulation environment.This chapter discusses some of the advantages of debugging FPGA designs in hardware, how debugging complements other methods of verification and validation, and various techniques for getting the most out of debugging FPGA designs in hardware.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Fross, B. (2017). Hardware Debug. In: Churiwala, S. (eds) Designing with Xilinx® FPGAs. Springer, Cham. https://doi.org/10.1007/978-3-319-42438-5_17
Download citation
DOI: https://doi.org/10.1007/978-3-319-42438-5_17
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-42437-8
Online ISBN: 978-3-319-42438-5
eBook Packages: EngineeringEngineering (R0)