Abstract
For the receiver of Global Navigation Satellite System, quadrature digital down converter of low intermediate frequency signal can reduce the data rate and improve the real-time processing ability of baseband. But the phase quantization and amplitude quantization of existing methods may introduce new errors which could have a serious impact on the receiver’s ultimate accuracy. According to the result of extensive research in the processing method for quadrature digital down converter, optimization the structure of polyphase filter, Integrated planning for the receiver with the unified optimization of RF chip and baseband circuit. Design a quadrature digital down converter structure which shared with capture mode and tracking mode, and does not introduce gain error and phase error. Simulation and application test results showed that compared with classic quadrature digital down converters, the design put forward in this pater can avoid data and phase truncation with a simple structure and faster processing speed. Under the same image frequency rejection ratio, its circuit is smaller. Practice has proved that the proposed FPGA structure is very suitable for the BeiDou Navigation Satellite System.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Weidong H, Xiaochun L, Chengyan H, Torley J (2014) An anti-image interference quadrature IF architecture for satellite receivers. Chin J Aeronaut. http://dx.doi.org/10.1016/j.cja.2014.06.005
Glas JPF (1998) Digital I/Q imbalance compensation in a low-IF receiver. In: Proceedings of IEEE global telecommunications Conference, Sydney, Australia, pp 1461–1466. doi:10.1109/GLOCOM.1998.776582
Valkama M, Salminen K, Renfors M (2002) Digital I/Q imbalance compensation in low-IF receivers: principles and practice. Proc Int Conf Digit Signal Process 2:1179–1182. doi:10.1109/ICDSP.2002.1028303
Valkama M, Renfors M, Koivunen V (2001) Advanced methods for I/Q imbalance compensation in communication receivers. IEEE Trans Signal Process 49:2335–2344. doi:10.1109/78.950789
Valkama M (2001) Advanced I/Q signal processing for wideband receivers: models and algorithms, Ph. D. dissertation, Tampere Univ. Technology, Tampere, Finland
Elmala MAI, Embabi SHK (2004) Calibration of phase and gain mismatches in Weaver image-reject receiver. IEEE J Solid-state Circuits 39(2):283–289. doi:10.1109/JSSC.2003.821779
Windisch M, Fettweis G (2004) Blind I/Q imbalance parameter estimation and compensation in low-IF receivers. In: Proceedings of IEEE ISCCSP‘04, pp 75–78. doi:10.1109/ISCCSP.2004.1296222
Windisch M, Fettweis G (2004) Performance analysis for blind I/Q imbalance compensation in low-IF receivers. In: Proceedings of IEEE ISCCSP‘04, pp 323–326. doi:10.1109/ISCCSP.2004.1296292
Yu L, Snelgrove WM (1999) A novel adaptive mismatch cancellation system for quadrature IF radio receivers. IEEE Trans Circuits Syst II 46:789–801. doi:10.1109/82.769786
Curticapean F, Niittylahti J (2001) An improved digital quadrature frequency down-converter architecture. In: Proceedings of 35th Asilomar conference on signals, systems, and computers, pp 1318–1321. doi:10.1109/ACSSC.2001.987704
Nahm S, Han K, Sung W (1998) A CORDIC-based digital quadrature mixer: comparizon with a ROM-based architecture. In: Proceedings of IEEE international symposium on circuits and systems, pp 385–388. doi:10.1109/ISCAS.1998.698871
Fu D, Wilson AN (1998) A high-speed processor for digital sine/cosine generation and angle rotation. In: Proceedings of 42nd asilomar conference on signals, systems and computers, pp 177-181. doi:10.1109/ACSSC.1998.750849
Gerlach K, Steiner MJ (1997) An adaptive matched filter that compensates for IQ mismatch errors. IEEE Trans Signal Process 45:3104–3107. doi:10.1109/78.650274
Bin Z, Hui-min L (2008) Secondary frequency conversion design for wideband digital receiver based on polyphase filtering. Telecommun Eng 48(9)
Shao-long P, Zhi-gang M (2013) A new high-speed variable-bandwise digital down-converter based on FPGA. Electronic Sci Tech 9:106–106
Po L, Shao-ying S (2008) Implementation of high-speed fir filter in quadrature digital downconvert 8:136–139
He-zhong Y, Bei-sheng L et al (2010) An efficiently improved structure for quadrature digital down converter. Electron Des Eng 9:186–189
Xiang L, Dong-yi L (2006) Research on decimation technique of digital downconversion. J Univ Electron Sci Tech China 4:471–473
BeiDou/Global Navigation Satellite System (GNSS) receiver indepedent exchange format, China satellite navigation systems management office, vol 12 (2013). http://www.beidou.gov.cn/attach/2015/10/30/5.pdf
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing Switzerland
About this paper
Cite this paper
Jun-min, K. (2017). Research and Implementation for Quadrature Digital Down Converter of Low Intermediate Frequency Signal Based on FPGA. In: Balas, V., Jain, L., Zhao, X. (eds) Information Technology and Intelligent Transportation Systems. Advances in Intelligent Systems and Computing, vol 454. Springer, Cham. https://doi.org/10.1007/978-3-319-38789-5_76
Download citation
DOI: https://doi.org/10.1007/978-3-319-38789-5_76
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-38787-1
Online ISBN: 978-3-319-38789-5
eBook Packages: EngineeringEngineering (R0)