Skip to main content
SpringerLink
Log in

Reducing Implicit Overheads of Soft Error Mitigation Techniques Using Selective Hardening

  • Chapter
FPGAs and Parallel Architectures for Aerospace Applications

  • 1719 Accesses

Abstract

The use of COTS FPGAs as deployment platform of microprocessor based systems represents an attractive alternative on aerospace applications, because their programmability, performance and cost-effectiveness. However, traditional hardening has a remarkable impact on resources and performance that limits their applicability. Selective hardening, that is protecting only the design’s most error-sensitive parts, reduces significantly overheads keeping a reasonable reliability at the same time. This chapter describes and illustrates, with experimental results, this method and presents a hybrid strategy, called co-hardening, to leverage the benefits of adopting selective hardening on both hardware and software.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
eBook
USD 16.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 99.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 139.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Baumann RC (2005) Radiation-induced soft errors in advanced semiconductor technologies. IEEE Trans Device Mater Reliab 5:305–316

    Article  Google Scholar 

  2. Karnik T, Hazucha P, Patel J (2004) Characterization of soft errors caused by single event upsets in CMOS processes. IEEE Trans Dependable Secure Comput 1:128–143

    Article  Google Scholar 

  3. Nicolaidis M (2005) Design for soft error mitigation. IEEE Trans Device Mater Reliab 5:405–418

    Article  Google Scholar 

  4. Oh N, McCluskey EJ (2002) Error detection by selective procedure call duplication for low energy consumption. IEEE Trans Reliab 51:392–402

    Article  Google Scholar 

  5. Bernardi P, Poehls LMB, Grosso M, Reorda MS (2010) A hybrid approach for detection and correction of transient faults in SoCs. IEEE Trans Dependable Secure Comput 7:439–445

    Article  Google Scholar 

  6. Goloubeva O, Rebaudengo M, Reorda MS, Violante M (2006) Software-implemented hardware fault tolerance. Springer, New York

    MATH  Google Scholar 

  7. Cuenca-Asensi S, Martínez-Álvarez A, Restrepo-Calle F, Palomo FR, Guzmán-Miranda H, Aguirre MA (2011) Soft core based embedded systems in critical aerospace applications. J Syst Archit 57:886–895

    Article  Google Scholar 

  8. Azambuja JR, Pagliarini S, Rosa L, Kastensmidt FL (2011) Exploring the limitations of software-based techniques in SEE fault coverage. J Electron Test 27:541–550

    Article  Google Scholar 

  9. Azambuja JR, Lapolli Â, Rosa L, Kastensmidt FL (2011) Detecting SEEs in microprocessors through a non-intrusive hybrid technique. IEEE Trans Nucl Sci 58:993–1000

    Article  Google Scholar 

  10. Hu J, Li F, Degalahal V, Kandemir M, Vijaykrishnan N, Irwin MJ (2009) Compiler-assisted soft error detection under performance and energy constraints in embedded systems. ACM Trans Embed Comput Syst 8:1–30

    Article  Google Scholar 

  11. Lee J, Shrivastava A (2010) A compiler-microarchitecture hybrid approach to soft error reduction for register files. Comput Des 29:1018–1027

    Google Scholar 

  12. Ragel RG, Parameswaran S (2011) A hybrid hardware–software technique to improve reliability in embedded processors. ACM Trans Embed Comput Syst 10:1–16

    Article  Google Scholar 

  13. Cuenca-Asensi S, Martínez-Álvarez A, Restrepo-Calle F, Palomo FR, Guzmán-Miranda H, Aguirre MA (2011) A novel co-design approach for soft errors mitigation in embedded systems. IEEE Trans Nucl Sci 58:1059–1065

    Article  Google Scholar 

  14. Samudrala PK, Ramos J, Katkoori S (2004) Selective triple modular redundancy (STMR) based single-event upset (SEU) tolerant synthesis for FPGAs. IEEE Trans Nucl Sci 51:2957–2969

    Article  Google Scholar 

  15. Reddy VK, Parthasarathy S, Rotenberg E (2006) Understanding prediction-based partial redundant threading for low-overhead, high-coverage fault tolerance. ACM SIGPLAN Not 41:83–94

    Article  Google Scholar 

  16. Vera X, Abella J, Carretero J, González A (2010) Selective replication: a lightweight technique for soft errors. ACM Trans Comput Syst 27:8:1–8:30

    Google Scholar 

  17. Restrepo-Calle F, Martínez-Álvarez A, Cuenca-Asensi S, Jimeno-Morenilla A (2013) Selective SWIFT-R. J Electron Test 29:825–838

    Article  Google Scholar 

  18. Chielle E, Azambuja JR, Barth RS, Almeida F, Kastensmidt FL (2013) Evaluating selective redundancy in data-flow software-based techniques. IEEE Trans Nucl Sci 60:2768–2775

    Article  Google Scholar 

  19. Oh N, Shirvani PP, McCluskey EJ (2002) Error detection by duplicated instructions in super-scalar processors. IEEE Trans Reliab 51:63–75

    Article  Google Scholar 

  20. Oh N, Shirvani PP, McCluskey EJ (2002) Control-flow checking by software signatures. IEEE Trans Reliab 51:111–122

    Article  Google Scholar 

  21. Cong J, Gururaj K (2011) Assuring application-level correctness against soft errors. In: Proceedings of the IEEE/ACM international conference on computer-aided design (ICCAD), pp 150–157

    Google Scholar 

  22. Sundaram A, Aakel A, Lockhart D, Thaker D, Franklin D (2008) Efficient fault tolerance in multi-media applications through selective instruction replication. In: Proceedings of the 2008 workshop on radiation effects and fault tolerance in nanometer technologies, pp 339–346

    Google Scholar 

  23. Yeh TY, Reinman G, Patel SJ, Faloutsos P (2009) Fool me twice: exploring and exploiting error tolerance in physics-based animation. ACM Trans Graph 29:5:1–5:11

    Google Scholar 

  24. Xilinx (2010) Radiation-hardened, space-grade Virtex-5QV FPGA data sheet: DC and switching characteristics, data sheet DS692 (v1.0.1), Xilinx Inc.

    Google Scholar 

  25. Ruano O, Maestro JA, Reviriego P (2009) A methodology for automatic insertion of selective TMR in digital circuits affected by SEUs. IEEE Trans Nucl Sci 56(4):2091–2102

    Article  Google Scholar 

  26. Almukhaizim S, Makris Y (2008) Soft error mitigation through selective addition of functionally redundant wires. IEEE Trans Reliab 57(1):23–31

    Article  Google Scholar 

  27. Pratt B, Caffrey M, Carroll JF, Graham P, Morgan K, Wirthlin M (2008) Fine-grain SEU mitigation for FPGAs using partial TMR. IEEE Trans Nucl Sci 55(4, pt. 1):2274–2280

    Google Scholar 

  28. Mohanram K, Touba NA (2003) Partial error masking to reduce soft error failure rate in logic circuits. In: Proceedings of the 18th IEEE international symposium on defect and fault tolerance in VLSI Systems (DFTS 03), IEEE CS Press, pp 433–440

    Google Scholar 

  29. Nieuwland A, Jasarevic S, Jerin G (2006) Combinational logic soft error analysis and protection. In: 12th IEEE international on-line testing symposium (IOLTS 2006), Como, 10–12 July 2006

    Google Scholar 

  30. Mukherjee SS, Weaver C, Emer J, Reinhardt SK, Austin T (2003) A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In: International symposium on microarchitecture, pp 29–40

    Google Scholar 

  31. Maniatakos M, Makris Y (2010) Workload-driven selective hardening of control state elements in modern microprocessors. In: Proceedings of the 28th VLSI test symposium (VTS 10), IEEE CS Press, pp 159–164

    Google Scholar 

  32. Entrena L, Lindoso A, Valderas MG, Portela M, Ongil CL (2011) Analysis of SET effects in a PIC microprocessor for selective hardening. IEEE Trans Nucl Sci 58(3):1078–1085

    Article  Google Scholar 

  33. Valderas M, Garcia MP, Lopez C, Entrena L (2010) Extensive SEU impact analysis of a PIC microprocessor for selective hardening. IEEE Trans Nucl Sci 57(4):1986–1991

    Article  Google Scholar 

  34. Martínez-Álvarez A, Cuenca-Asensi S, Restrepo-Calle F, Palomo Pinto FR, Guzmán-Miranda H, Aguirre MA (2012) Compiler-directed soft error mitigation for embedded systems. IEEE Trans Dependable Secure Comput 9:159–172

    Article  Google Scholar 

  35. Reis GA, Chang J, August DI (2007) Automatic instruction-level software-only recovery. IEEE Micro 27:36–47

    Article  Google Scholar 

  36. Reinhardt SK, Mukherjee SS (2000) Transient fault detection via simultaneous multithreading. In: Proceedings of the 27th annual international symposium on computer architecture, pp 25–36

    Google Scholar 

  37. Napoles J, Guzman H, Aguirre M, Tombs J, Munoz F, Baena V, Torralba A, Franquelo L (2007) Radiation environment emulation for VLSI designs a low cost platform based on xilinx FPGAs. In: Proceedings of the IEEE international symposium on industrial electronics

    Google Scholar 

Download references

Acknowledgment

This work was funded in part by the Spanish Ministry of Education, Culture and Sports with the project “Developing hybrid fault tolerance techniques for embedded microprocessors” (PHB2012-0158-PC).

Author information

Authors and Affiliations

  1. Department of Systems and Industrial Engineering, Universidad Nacional de Colombia, Bogotá, Colombia

    Felipe Restrepo-Calle

  2. Department of Computer Technology, University of Alicante, Alicante, Spain

    Sergio Cuenca-Asensi & Antonio Martínez-Álvarez

Authors
  1. Felipe Restrepo-Calle
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sergio Cuenca-Asensi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Antonio Martínez-Álvarez
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Felipe Restrepo-Calle .

Editor information

Editors and Affiliations

  1. Instituto de Informatica, Federal University of Rio Grande do Sul, Porto Alegre, Brazil

    Fernanda Kastensmidt

  2. Instituto de Informática, Federal University of Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil

    Paolo Rech

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Restrepo-Calle, F., Cuenca-Asensi, S., Martínez-Álvarez, A. (2016). Reducing Implicit Overheads of Soft Error Mitigation Techniques Using Selective Hardening. In: Kastensmidt, F., Rech, P. (eds) FPGAs and Parallel Architectures for Aerospace Applications. Springer, Cham. https://doi.org/10.1007/978-3-319-14352-1_17

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-14352-1_17

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-14351-4

  • Online ISBN: 978-3-319-14352-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation