Skip to main content

Fabrication and Characterization of Silicon Tunnel Diodes Doped by Short-Time Rapid Thermal Annealing

  • Conference paper
  • First Online:
Recent Advances in Technology Research and Education (Inter-Academia 2023)

Part of the book series: Lecture Notes in Networks and Systems ((LNNS,volume 939))

Included in the following conference series:

  • 37 Accesses

Abstract

Band-to-band tunneling (BTBT) has attracted increasing attention as a mechanism for tunnel field-effect transistors (TFETs), promising higher switching speed than silicon (Si) metal-oxide-semiconductor field-effect transistors (MOSFETs). To investigate the BTBT mechanism in Si nanodevices, we fabricated and characterized nanoscale tunnel (Esaki) diodes based on silicon-on-insulator (SOI) substrates. Characteristics of Esaki diodes were observed in devices with large widths, but not in the target nanoscale devices. This can be related to the short-time rapid thermal annealing (RTA) process used in the fabrication of these diodes. This study presents the technological challenges and competing processes that can be tuned for fabrication of nanowire tunnel diodes in Si.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Waldrop, M.M.: The chips are down for Moore’s law. Nat. News 530, 144–147 (2016)

    Article  Google Scholar 

  2. Ionescu, A.M., Riel, H.: Tunnel field-effect transistors as energy-efficient electronic switches. Nature 479, 329–337 (2011)

    Article  Google Scholar 

  3. Seabaugh, A.C., Zhang, Q.: Low-voltage tunnel transistors for beyond CMOS logic. Proc. IEEE 98, 2095–2110 (2010)

    Article  Google Scholar 

  4. Esaki, L.: New phenomenon in narrow germanium p − n junctions. Phys. Rev. 109, 603 (1958)

    Article  Google Scholar 

  5. Chynoweth, A.G., Feldman, W.L., Logan, R.A.: Excess tunnel current in silicon Esaki junctions. Phys. Rev. 121, 684 (1961)

    Article  Google Scholar 

  6. Chynoweth, A.G., Logan, R.A., Thomas, D.E.: Phonon-assisted tunneling in silicon and germanium Esaki junctions. Phys. Rev. 125, 877 (1962)

    Article  Google Scholar 

  7. Schmid, H., Bessire, C., Björk, M.T., Schenk, A., Riel, H.: Silicon nanowire Esaki diodes. Nano Lett. 12, 699–703 (2012)

    Article  Google Scholar 

  8. Janardhanam, V., Boldbaatar, S., Jyothi, I., Kim, D.-H., Shim, K.-W.: Rapid-thermal-annealing-induced microstructural evolution of Au/Ni/β-Ga2O3 Schottky diodes correlated with their electrical properties. J. Alloy. Compd. 918, 165622 (2022)

    Article  Google Scholar 

  9. Alburaih, H.A., Albalawi, H., Henini, M.: Effect of rapid thermal annealing on the electrical properties of dilute GaAsPN based diodes. Semicond. Sci. Technol. 34, 105009 (2019)

    Article  Google Scholar 

  10. Gad, K.M., et al.: Improved Si/SiOx interface passivation by ultra-thin tunneling oxide layers prepared by rapid thermal oxidation. Appl. Surf. Sci. 353, 1269–1276 (2015)

    Article  Google Scholar 

  11. Tabe, M., et al.: Atomistic nature in band-to-band tunneling in two-dimensional silicon pn tunnel diodes. Appl. Phys. Lett. 108, 093502 (2016)

    Article  Google Scholar 

  12. Prabhudesai, G., et al.: Single-charge band-to-band tunneling via multiple-dopant clusters in nanoscale Si Esaki diodes. Appl. Phys. Lett. 114, 243502 (2019)

    Article  Google Scholar 

  13. Moraru, D.: Challenges and progress in the fabrication of silicon nanowire tunnel diodes. Int. J. Electr. Comput. Biomed. Eng. 1, 57–65 (2023)

    Article  Google Scholar 

Download references

Acknowledgments

This work was partially supported by JSPS KAKENHI (no. 19K04529 and no. 22K04216). The authors thank K. Yamaguchi, Y. Iwasaki, and Y. Tamura for their contributions to initial device fabrication steps.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Daniel Moraru .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2024 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Sasaki, Y., Masui, S., Miura, S., Moraru, D. (2024). Fabrication and Characterization of Silicon Tunnel Diodes Doped by Short-Time Rapid Thermal Annealing. In: Ono, Y., Kondoh, J. (eds) Recent Advances in Technology Research and Education. Inter-Academia 2023. Lecture Notes in Networks and Systems, vol 939. Springer, Cham. https://doi.org/10.1007/978-3-031-54450-7_11

Download citation

Publish with us

Policies and ethics