Abstract
Spiking Neural Networks (SNN) are characterized by their brain-inspired biological computing paradigm. Large-scale hardware platforms are reported, where computational cost, connectivity, number of neurons and synapses, speed, configurability, and monitoring restriction, are some of the main concerns. Analog approaches are limited by their low flexibility and the amount of time and resources spent on prototype development design and implementation. On the other hand, the digital SNN platform based on System on Chip (SoC) offers the advantage of the Field-programmable Gate Array (FPGA) technology, along with a powerful Advanced RISC Machine (ARM) processor in the same chip, that can be used for peripheral control and high-bandwidth direct memory access.
This paper presents a monitoring tool developed in Python that receives spike data from a large-scale SNN architecture called Hardware Emulator of Evolvable Neural System for Spiking Neural Network (HEENS) in order to on-line display in a dynamic raster plot in real-time. It is also possible to create a plain text file (.txt) with the entire spike activity with the aim to be analyzed offline. Overall, the monitoring tool and the HEENS functionalities working together show great potential for an end-user to bring up a neural application and monitor its evolution introducing a low delay, since a FIFO is used to temporarily store the incoming spikes to give the processor time to transmit data to the PC through Ethernet bus, without affecting the neural network execution.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Frenkel, C., Bol, D., Indiveri, G.: Bottom-up and top-down neural processing systems design: neuromorphic intelligence as the convergence of natural and artificial intelligence (2021). arXiv preprint arXiv:2106.01288
Camuñas-Mesa, L.A., Linares-Barranco, B., Serrano-Gotarredona, T.: Neuromorphic spiking neural networks and their memristor-CMOS hardware implementations. Materials 12(17), 2745 (2019). https://doi.org/10.3390/ma12172745
Guo, W., Fouda, M.E., Eltawil, A.M., Salama, K.N.: Neural coding in spiking neural networks: a comparative study for robust neuromorphic systems. Front. Neurosci. 15(March), 1–21 (2021). https://doi.org/10.3389/fnins.2021.638474
Spilger, P., et al.: hxtorch: PyTorch for BrainScaleS-2: Perceptrons on analog neuromorphic hardware. Commun. Comput. Inf. Sci. 1325, 189–200 (2020). https://doi.org/10.1007/978-3-030-66770-214
Benjamin, B.V., et al.: Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations. Proc. IEEE 102(5), 699–716 (2014). https://doi.org/10.1109/JPROC.2014.2313565
Debole, M.V., et al.: TrueNorth: accelerating from zero to 64 million neurons in 10 years. Computer 52(5), 20–29 (2019). https://doi.org/10.1109/MC.2019.2903009
Furber, S.B., Galluppi, F., Temple, S., Plana, L.A.: The SpiNNaker project. Proc. IEEE 102(5), 652–665 (2014). https://doi.org/10.1109/JPROC.2014.2304638
Orchard, G., et al.: Efficient neuromorphic signal processing with loihi 2. In: IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation, 2021-October, no. 1, pp. 254–259 (2021). https://doi.org/10.1109/SiPS52927.2021.00053
Zapata, M., Vallejo-Mancero, B., Remache-Vinueza, B., Madrenas, J.: Monitoring implementation for spiking neural networks architecture on Zynq-7000 all programmable SoCs. In: Russo, D., Ahram, T., Karwowski, W., Di Bucchianico, G., Taiar, R. (eds.) IHSI 2021. AISC, vol. 1322, pp. 489–495. Springer, Cham (2021). https://doi.org/10.1007/978-3-030-68017-6_73
Zapata, M., Jadan, J., Madrenas, J.: Efficient configuration for a scalable spiking neural network platform by means of a synchronous address event representation bus. In: 2018 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2018, pp. 241–248 (2018). https://doi.org/10.1109/AHS.2018.8541463
Oltra, J.A., Madrenas, J., Zapata, M., et al.: Hardware-software co-design for efficient and scalable real-time emulation of SNNs on the edge. In: IEEE International Symposium on Circuits and Systems (ISCAS), 2021, pp. 1–5 (2021). https://doi.org/10.1109/ISCAS51556.2021.9401615
Acknowledgements
Work supported in part under project RTI2018-099766-B-I00 and PID2021-123535OB-I00 funded by MCIN/AEI/10.13039/501100011033 and by ERDF A way of making Europe.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Zapata, M., Vargas, V., Cagua, A., Alvarez, D., Vallejo, B., Madrenas, J. (2023). Real-Time Monitoring Tool for SNN Hardware Architecture. In: De Stefano, C., Fontanella, F., Vanneschi, L. (eds) Artificial Life and Evolutionary Computation. WIVACE 2022. Communications in Computer and Information Science, vol 1780. Springer, Cham. https://doi.org/10.1007/978-3-031-31183-3_24
Download citation
DOI: https://doi.org/10.1007/978-3-031-31183-3_24
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-31182-6
Online ISBN: 978-3-031-31183-3
eBook Packages: Computer ScienceComputer Science (R0)