Abstract
Coding techniques in Verilog HDL of finite state machines (FSMs) for synthesis in field programmable gate arrays (FPGAs) are researched, and the choice problem the best FSM coding styles in terms of an implementation cost (area) and a performance (speed) are considered. The problem is solved empirically by executing of experimental researches on the FSM benchmarks. Seven coding styles in Verilog are offered for coding of combinational circuits for FSMs from those two best styles are selected. On the basis of these two coding styles of combinational circuits six coding styles of FSMs are offered. The efficiency of the coding styles was researched for the synthesis of FSM benchmarks in two classes of programmable devices: CPLD (Complex Programmable Logic Device) and FPGA. The experimental results showed that the choice of coding styles allows to reduce the implementation cost of FSMs by a factor of 3.06 and to increase the speed of FSMs by a factor of 1.6. In conclusion, the prospective directions for coding styles of FSMs are specified.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Golson, S.: State machine design techniques for Verilog and VHDL. Synopsys J. High-Level Des. 9, 1–48 (1994)
Wang, T.H., Edsall, T.: Practical FSM analysis for Verilog. In: Verilog HDL Conference and VHDL International Users Forum (IVC/VIUF), Santa Clara, USA, pp. 52–58 (1998)
Cummings, C.E.: State machine coding styles for synthesis. In: Synopsys Users Group (SNUG 1998), San Jose, USA, pp. 1–20 (1998)
Cummings, C.E.: Coding and scripting techniques for FSM designs with synthesis-optimized, glitch-free outputs. In: Synopsys Users Group (SNUG 2000), Boston, USA, pp. 1–12 (2000)
Lee, J.M.: Verilog Quick Start. A Practical Guide to Simulation and Synthesis in Verilog, 3rd edn. Kluwer Academic Publishers, New York (2002)
Uma, R., Dhavachelvan, P.: Finite state machine optimization in FPGAs. In: Second International Conference on Computational Science, Engineering and Information Technology (CCSEIT-2012), Coimbatore, India, pp. 205–211 (2012)
Klimovich, A.S., Soloviev, V.V.: Minimization of mealy finite-state machines by internal states gluing. J. Comput. Syst. Sci. Int. 2, 244–255 (2012)
Klimovicz, A.S., Solov’ev, V.V.: Minimization of incompletely specified Mealy finite-state machines by merging two internal states. J. Comput. Syst. Sci. Int. 3, 400–409 (2013)
Yang, S.: Logic synthesis and optimization benchmarks user guide. Version 3.0. Technical report. North Carolina. Microelectronics Center of North Carolina (1991)
Salauyou, V., Klimowicz, A., Grzes, T., Bulatowa, I., Dimitrowa-Grekow, T.: Synthesis methods of finite state machines implemented in package ZUBR. In: Sixth International Conference Computer-Aided Design of Discrete Devices (CAD DD’7). Minsk, Republic of Belarus, pp. 53–56 (2007)
Acknowledgements
The present study was supported by a grant S/WI/3/2018 from Bialystok University of Technology and founded from the resources for research by Ministry of Science and Higher Education.
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this paper
Cite this paper
Salauyou, V., Zabrocki, Ł. (2019). Coding Techniques in Verilog for Finite State Machine Designs in FPGA. In: Saeed, K., Chaki, R., Janev, V. (eds) Computer Information Systems and Industrial Management. CISIM 2019. Lecture Notes in Computer Science(), vol 11703. Springer, Cham. https://doi.org/10.1007/978-3-030-28957-7_41
Download citation
DOI: https://doi.org/10.1007/978-3-030-28957-7_41
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-28956-0
Online ISBN: 978-3-030-28957-7
eBook Packages: Computer ScienceComputer Science (R0)