Abstract
With the continuous development of mobile communication and the Internet, people’s requirements for the speed and quality of digital image processing are increasingly improved. A large amount of high-speed, parallel video stream data needs to be processed in real time, especially in video image processing. The author presents a method of high-definition image transmission and processing system based on FPGA. The system uses FPGA as the main controller, consisting of front-end HDMI video receiving module, image fast median filtering processing module, image ping pong Storage module and HD-SDI video display module through hardware description language programming, effectively realizing real-time video capture, transmission and display. It has been verified that the processing and transmission of digital video signals in this system is stable and reliable. The system also has a series of advantages such as low power consumption, low cost, flexible design, and easy expansion and has been applied in practical engineering.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Sun, J.: Research on high speed image compression technology based on parallel pipeline structure. Doctor Thesis, Graduate School of the Chinese Academy of Sciences, Beijing, China (2015)
Hu, X.: Research of hardware design for video compression algorithm based on FPGA. Master Thesis, Xidian University, Xi’an, Shaanxi, China (2013)
Yu, J.: FPGA realization of video compression-related problems. Comput. Knowl. Technol. 5(24), 6771–6773 (2009)
Pan, L.: Design of image processing system for HDMI’s video stream based on FPGA. Res. Explor. Lab. 34(10), 77–78 (2015)
Xiao, J.: Design of video data codec based on HDMI. Electron. Des. Eng. 24(13), 190–193 (2016)
Xu, Y.: Real-time image capturing and processing of seam and pool during robotic welding process. Ind. Robot: Int. J. 39(5), 513–523 (2012)
Xu, F.: Feature extraction of acoustic emission signals based on median filter-singular value decomposition and empirical mode decomposition. Chin. J. Sci. Instrum. 32(11), 2712–2719 (2011)
Shen, X.: Research of the advanced median filtering algorithm based on FPGA. Microelectron. Comput. 31(1), 21–24 (2014)
Hou, F.: Image median filter algorithm and FPGA implementation. Microcomput. Inf. 27(1), 69–71 (2011)
Huang, H.: Road recognition and tracking for intelligent vehicle based on SOPC. Chin. J. Sci. Instrum. 33(2), 321–326 (2012)
Zhang, S.: Design and implementation of HDMI high-definition video editing based on Leonardo DaVinci. Microelectron. Comput. 34(6), 54–57 (2017)
Interface for digital component video signals in 525-line and 625-line television systems operating at the 4:2:2 Level of Recommendation ITURBT.601 (ITU-RBT.656) (2010)
Television 10bit 4:2:2 component and 4FSC composite digital signal serial interface (SMPTE-259M) (2011)
Gonzalez, R., Woods, R., Stevenl, E.D.: Digital Image Processing Using Matlab, 2nd edn. Tsinghua University Press, Beijing (2013)
Liu, L.: FPGA⁃based SD⁃SDI transmission system design. Electron. Des. Eng. 25(23), 94–97 (2017)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
He, X., Tang, L. (2019). FPGA-Based High Definition Image Processing System. In: Jia, M., Guo, Q., Meng, W. (eds) Wireless and Satellite Systems. WiSATS 2019. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 281. Springer, Cham. https://doi.org/10.1007/978-3-030-19156-6_20
Download citation
DOI: https://doi.org/10.1007/978-3-030-19156-6_20
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-19155-9
Online ISBN: 978-3-030-19156-6
eBook Packages: Computer ScienceComputer Science (R0)