Skip to main content

The Design of a High-Speed Image Acquisition System

  • Conference paper
  • First Online:
Proceedings of the 2012 International Conference on Cybernetics and Informatics

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 163))

  • 189 Accesses

Abstract

Image acquisition system is responsible for collecting and filtering the image data to reduce the size of data processing. The efficiency of image acquisition will directly affect our ability to process image information timely and accurately. This paper proposes a hardware scheme for high-speed image acquisition system. The high performance of FPGA is fully taken to realize the logic control of this system. The principle, function and design methods of each sub-module have been described in detail.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 429.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Yang Huiling, Wang Jun, Yang Huiwei (2008) Design of high frame frequency CMOS real-time image acquisition system. Microcomput Inform 24(3):300–309

    Google Scholar 

  2. Huang Jin, Guo Lihong, Li Yan (2004) High speed CCD digital video acquisition and parallel storing technology. J Chengchun Univer Sci Technol 27(3):104–106

    Google Scholar 

  3. Xu D, Boussakta S, Bentley JP (2000) An FPGA-based low-cost frame grabber for image processing applications. In: Proceedings of the 7th IEEE international conference, vol 212, pp 333–336

    Google Scholar 

  4. Olson TJ, Taylor JR, Lcokwood RJ (2003) Programming a pipelined image processor. Comput Vision Image Process 64(3):351–367

    Google Scholar 

  5. Saegusa DT, Maruyama T, Yamaguchi Y (2008) How fast is an FPGA in image processing. IEICE Techn Rep 108(48):83–88

    Google Scholar 

  6. Mohammad K, Agaian S (2009) Efficient FPGA implementation of convolution. IEEE Int Conf Syst Man Cybern 119:3478–3483

    Google Scholar 

  7. Yueli Hu, Huijie Ji (2009) Research on image median filtering algorithm and its FPGA implementation. Intell Syst WRI Glob Congr 209:226–230

    Google Scholar 

  8. Geng Yubo, Zhang Xiaodong, Chen Xi (2005) A high-speed real-time data acquisition system based on PCI bus. Ind Control Comput 18(5):32–33

    Google Scholar 

  9. Mohammad K, Agaian S (2009) Efficient FPGA implementation of convolution. IEEE Int Conf Syst Man Cybern 212:3478–3483

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Jie Chen .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer Science+Business Media New York

About this paper

Cite this paper

Chen, J., Xue, R., Wang, Q. (2014). The Design of a High-Speed Image Acquisition System. In: Zhong, S. (eds) Proceedings of the 2012 International Conference on Cybernetics and Informatics. Lecture Notes in Electrical Engineering, vol 163. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-3872-4_146

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-3872-4_146

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-3871-7

  • Online ISBN: 978-1-4614-3872-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics