Abstract
Sophisticated integrated circuits (ICs) can be classified as processors (CPUs), application-specific integrated circuits (ASICs) or systems-on-a-chip (SoCs), which embed CPUs and intellectual property blocks into ASICs. Mass-produced on silicon chips, these circuits fuel consumer and industrial electronics, maintain national and international computer networks, coordinate transportation and power grids, and ensure the competitiveness of military systems. The design of new integrated circuits requires sophisticated optimization algorithms, software and methodologies—collectively called Electronic Design Automation (EDA)—which leverage synergies between Computer Science, Computer Engineering and Electrical Engineering.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
This is in contrast to timing-driven placement, which in previous literature usually refers to the application of net weights during placement that are based on timing information. Here we are referring to the detailed placement of a small number of gates while interacting incrementally with a timing analysis engine.
References
Saxena P, Menezes N, Cocchini P, Kirkpatrick DA (2004) Repeater Scaling and its Impact on CAD. IEEE Trans. CAD 23(4):451–463
Trevillyan L et al (2004) An Integrated Environment for Technology Closure of Deep-submicron IC Designs. IEEE Des Test Comput 21(1):14–22
Alpert CJ et al (2007) Techniques for Fast Physical Synthesis. Proc IEEE 95:(3) 573–599
Alpert CJ, Chu C, Villarrubia PG (2007) The Coming of Age of Physical Synthesis, ICCAD 2007, pp 246–249
Srinivasan A, Chaudhary K, Kuh ES (1991) RITUAL: Performance Driven Placement Algorithm for Small Cell ICs, ICCAD 1991, pp 48–51
Alpert CJ, Devgan A, Quay ST (1999) Buffer Insertion with Accurate Gate and Interconnect Delay Computation, DAC 1999, pp 479–484
van Ginneken LPPP, Buffer Placement in Distributed RC-Tree Networks Forminimal Elmore Delay, ISCAS 1990, pp 865–868
Plaza SM, Markov IL, Bertacco VM (2008) Optimizing Non-Monotonic Interconnect using Functional Simulation and Logic Restructuring. IEEE Trans. CAD 27(12):2107–2119
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer Science+Business Media New York
About this chapter
Cite this chapter
Papa, D.A., Markov, I.L. (2013). Timing Closure for Multi-Million-Gate Integrated Circuits. In: Multi-Objective Optimization in Physical Synthesis of Integrated Circuits. Lecture Notes in Electrical Engineering, vol 166. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-1356-1_1
Download citation
DOI: https://doi.org/10.1007/978-1-4614-1356-1_1
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-1355-4
Online ISBN: 978-1-4614-1356-1
eBook Packages: EngineeringEngineering (R0)