Skip to main content

Circuit Optimization

  • Chapter
  • First Online:
DSP Architecture Design Essentials

Abstract

This chapter discusses methods for circuit-level optimization. We discuss a methodology for generating the optimal energy-delay tradeoff by tuning gate size and supply and threshold voltages. The methodology is based on the sensitivity approach to measure and balance the benefits of all the tuning variables. The analysis will be illustrated on datapath logic, and the results will serve as a guideline for architecture-level design in later chapters.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 69.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 89.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 119.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

References

  • Stojanović V et al (2002) "Energy-Delay Tradeoffs in Combinational Logic using Gate Sizing and Supply Voltage Optimization," in Proc. Eur. Solid-State Circuits Conf, Sept, pp 211–214

    Google Scholar 

  • Marković D et al (Aug. 2004) "Methods for True Energy-Performance Optimization," IEEE J. Solid-State Circuits 39(8):1282–1293

    Article  Google Scholar 

  • S. Ma and P. Franzon, "Energy Control and Accurate Delay Estimation in the Design of CMOS Buffers," IEEE J. Solid-State Circuits, vol. 29, no. 9, pp. 1150-1153, Sept. 1994.

    Google Scholar 

Additional References

  • Gonzalez R, Gordon B, Horowitz MA (Aug. 1997) "Supply and Threshold Voltage Scaling for Low Power CMOS," IEEE J. Solid-State Circuits 32(8):1210–1216

    Article  Google Scholar 

  • Zyuban V et al (Aug. 2004) "Integrated Analysis of Power and Performance for Pipelined Microprocessors," IEEE Trans. Computers 53(8):1004–1016

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer Science+Business Media New York

About this chapter

Cite this chapter

Marković, D., Brodersen, R.W., Nikolić, B. (2012). Circuit Optimization. In: DSP Architecture Design Essentials. Electrical Engineering Essentials. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-9660-2_2

Download citation

  • DOI: https://doi.org/10.1007/978-1-4419-9660-2_2

  • Published:

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-9659-6

  • Online ISBN: 978-1-4419-9660-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics