Synonyms
Definition
The AMD OpteronTM processor codenamed “Barcelona” was introduced in September 2007 and was notable as the industry’s first “native” quad-core x86 processor, containing four cores on single piece of silicon. The die also featured an integrated L3 cache which was accessible by all four cores, Rapid Virtualization Indexing to improve virtualization performance, new power management features including split power planes for the integrated memory controller and the cores, and a higher-IPC (Instructions per Clock) core including significantly higher floating-point performance. Finally, the product was a plug-in replacement for the previous-generation AMD Opteron processor – “Barcelona” used the same Direct Connect system architecture, the same physical socket including commodity DDR2 memory, and fit in approximately the same thermal envelope.
Discussion
Previous Opteron Generations
The first-generation AMD Opteron processor was introduced in April of 2003....
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsBibliography
Advanced Micro Devices, Inc. x86-64TM Technology White Paper. http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/x86-64_wp.pdf
Advanced Micro Devices, Inc. (2008) AMD-VTM Nested Paging. http://developer.amd.com/assets/NPT-WP-1\%201-final-TM.pdf
Advanced Micro Devices, Inc. (2009) AMD64 architecture tech docs. http://www.amd.com/us-en/Processors/DevelopWithAMD/0,30_2252_739_7044,00.html
Sander B (2006) Core optimizations for system-level performance. http://www.instat.com/fallmpf/06/conf1.htm http://www.instat.com/Fallmpf/06/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this entry
Cite this entry
Sander, M.B. (2011). AMD Opteron Processor Barcelona. In: Padua, D. (eds) Encyclopedia of Parallel Computing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-09766-4_12
Download citation
DOI: https://doi.org/10.1007/978-0-387-09766-4_12
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-09765-7
Online ISBN: 978-0-387-09766-4
eBook Packages: Computer ScienceReference Module Computer Science and Engineering