IBM Power Architecture
IBM power; IBM powerPC
The IBM Power architecture is an instruction set architecture (ISA) implemented by a variety of processors from IBM and other vendors, including Power7, IBM’s latest server processor. The IBM Power architecture is designed to exploit parallelism at the instruction-, data-, and thread-level.
IBM’s Power ISATM is an instruction set architecture designed to expose and exploit parallelism in a wide range of applications, from embedded computing to high-end scientific computing to traditional transaction processing. Processors implementing the Power ISA have been used to create several notable parallel computing systems, including the IBM RS/6000 SP, the Blue Gene family of computers, the Deep Blue chess playing machine, the PERCS system, the Sony Playstation 3 game console, and the Watson system that competed in the popular television show Jeopardy!
Power ISA covers both 32-bit and 64-bit variants and, as of its ...
- Adve, SV, Gharachorloo, K (1996) Shared memory consistency models: a tutorial. IEEE Comput 29: pp. 66-76 CrossRef
- Cocke, J, Markstein, V (1990) The evolution of RISC technology at IBM. IBM J Res Dev 40: pp. 48-55
- Diefendorff, K (1994) History of the PowerPC architecture. Commun ACM 37: pp. 28-33 CrossRef
- Diefendorff, F, Dubey, P, Hochsprung, R, Scales, H (2000) Altivec extension to PowerPC accelerates media processing. IEEE Micro 20: pp. 85-95 CrossRef
- Eichenberger, AE, Wu, P, O’Brien, K (2004) Vectorization for SIMD architectures with alignment constraints. Sigplan Not 39: pp. 82-93 CrossRef
- Gwennap, L (1998) AltiVec vectorizes PowerPC. Microprocessor Report 12: pp. 1-5
- Hoxey, S, Karim, F, Hay, B, Warren, H eds. (1996) The PowerPC compiler writer’s guide. Warthman Associates, Palo Alto
- IBM Power ISA Version 2.06 Revision B.http://www.power. org/resources/downloads/PowerISA_V2.06B_V2_PUBLIC.pdf
- Kalla, R, Sinharoy, B, Starke, WJ, Floyd, M (2010) Power7: IBM’s next-generation server processor. IEEE Micro 30: pp. 7-15 CrossRef
- Le, HQ, Starke, WJ, Fields, JS, O’Connell, FP, Nguyen, DQ, Ronchetti, BJ, Sauer, WM, Schwarz, EM, Vaden, MT (2007) IBM Power6 microarchitecture. IBM J Res Dev 51: pp. 639-662 CrossRef
- May, C, Silha, ED, Simpson, R, Warren, H eds. (1994) The PowerPC architecture: a specification for a new family of RISC processors. Morgan Kaufmann, San Francisco
- (1999) Freescale Semiconductor. In: AltiVec technology programming environments manual.
- (1999) Freescale Semiconductor.In: AltiVec technology programming interface manual.
- Sinharoy, B, Kalla, RN, Tendler, JM, Eickemeyer, RJ, Joyner, JB (2005) Power5 system microarchitecture. IBM J Res Dev 49: pp. 505-521 CrossRef
- Smith, JE, Sohi, GS (1995) The microarchitecture of superscalar processors. P IEEE 83: pp. 1609-1624 CrossRef
- Srinivasan, V, Brooks, D, Gschwind, M, Bose, P, Zyuban, V, Strenski, PN, Emma, PG (2002) Optimizing pipelines for power and performance. pp. 333-344
- Tendler, JM, Dodson, JS, Fields, JS, Le, H, Sinharoy, B (2002) Power4 system microarchitecture. IBM J Res Dev 46: pp. 5-25 CrossRef
- IBM Power Architecture
- Reference Work Title
- Encyclopedia of Parallel Computing
- pp 900-907
- Print ISBN
- Online ISBN
- Springer US
- Copyright Holder
- Springer Science+Business Media, LLC
- Additional Links
- Industry Sectors
- eBook Packages
- David Padua (401)
- Editor Affiliations
- 401. University of Illinois at Urbana-Champaign
- Author Affiliations
- 1. IBM T.J. Watson Research Center, 1101 Kitchawan Rd., 10598-0218, Yorktown Heights, NY, USA
- 2. IBM T.J. Watson Research Center, 1101 Kitchawan Rd., 10598-0218, Yorktown Heights, NY, USA
To view the rest of this content please follow the download PDF link above.