Skip to main content

Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms

  • Book
  • © 2007

Overview

  • The first addressing the low-power design by doing system-level trade-offs of (dynamic concurrent) task scheduling which does not fully depend on Dynamic Voltage Scaling (DVS) or Dynamic Power management (DPM)
  • Highlights a set of solid system synthesis techniques that have been partly verified with realistic demonstrators and that are also supported in our prototype tools
  • Together with the connection between embedded memory and processor, these features make our book different from other books in the processor mapping area
  • With the rapidly increasing interest in (portable) system designs based on multiprocessor SoC platforms where energy-aware real-time signal processing is a must, we believe a clear market for this type of system exploration methodology exists

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (12 chapters)

Keywords

About this book

The main intention of this book is to give an impression of the state of the art in energy-aware task-scheduling-related issues for very dynamic emb- ded real-time processing applications. The material is based on research at IMEC in this area in the period 1999–2006, with a very extensive state-- the-art overview. It can be viewed as a follow-up of the earlier “Modeling, veri?cation and exploration of task-level concurrency in real-time embedded systems” book [234] that was published in 1999 based on the task-level m- eling work at IMEC. In order to deal with the stringent timing requirements, the cost-sensitivity and the dynamic characteristics of our target domain, we have again adopted a target architecture style (i. e. , heterogeneous mul- processor) and a systematic methodology to make the exploration and op- mization of such systems feasible. But this time our focus is mainly on p- viding practical work ?ow out of the (abstract) general ?ow from previous book and also the relevant scheduling techniques for each step of this ?ow. Our approach is very heavily application-driven which is illustrated by several realistic demonstrators. Moreover, the book addresses only the steps above the traditional real-time operating systems (RTOS), which are mainly focused on correct solutions for dispatching tasks. Our methodology is nearly fully independent of the implementations in the RTOS so it is va- able for the realization on those existing embedded systems where legacy applications and underlying RTOS have been developed.

Editors and Affiliations

  • IMEC, Belgium

    Zhe Ma, Pol Marchal, Chantal Ykman- Couvreur, Francky Catthoor

  • Politecnico di Milano, Italy

    Daniele Paolo Scarpazza

  • Samsung Electronics, Korea

    Peng Yang

  • Philips Research, The Netherlands

    Chun Wong

  • Universidad Complutense de Madrid, Spain

    José Ignacio Gómez

  • ICOS Vision Systems NV, Belgium

    Stefaan Himpe

About the editors

Francky Catthoor is a leading researcher at IMEC and is very well established within the EDA community. He is IEEE Fellow and has edited and authored 6 books for Springer/Kluwer.

Bibliographic Information

Publish with us