



Low-power memristors based on layered 2D SnSe/graphene materials

Hong Wang^{1†}, Tianqi Yu^{1†}, Jianhui Zhao¹, Shufang Wang^{1*} and Xiaobing Yan^{1,2*}

ABSTRACT The emerging two-terminal memristor with a conductance-adjustable function under external stimulation is considered a strong candidate for use in artificial memory and electronic synapses. However, the stability, uniformity, and power consumption of memristors are still challenging in neuromorphic computing. Here an Au/SnSe/graphene/SiO₂/Si memristor was fabricated, incorporating two-dimensional graphene with high thermal conductivity. The device not only exhibits excellent electrical characteristics (e.g., high stability, good uniformity and a high R_{OFF}/R_{ON} ratio), but also can implement biological synaptic functions such as paired-pulse facilitation, short-term plasticity and long-term plasticity. Its set and reset power values can be as low as 16.7 and 2.3 nW, respectively. Meanwhile, the resistance switching mechanism for the device, which might be associated with the formation and rupture of a filamentary conducting path consisting of Sn vacancies, was confirmed by high-resolution transmission electron microscopy observations. The proposed device is an excellent candidate for use in high-density storage and low-power neuromorphic computing applications.

Keywords: graphene, SnSe, memristor, electronic synapse

INTRODUCTION

With the rapid development of science and technology, researchers have begun to pursue electronic products with efficient information processing and memory behavior similar to the human brain. The two-terminal memristor, which not only has a simple structure, adjustable size, fast switching speed, and low energy consumption but also is a single device with data storage and processing functions, is considered one of the most promising electronic devices for use in neuromorphic electronic systems that can simulate the neural network of the

human brain [1–3]. The first step in building a neuromorphic system is to develop artificial synaptic devices that can simulate multiple functions (e.g., short-term plasticity, long-term plasticity and controllability) of biological synapses. Artificial synapses based on oxides, sulfides or organic materials have been widely studied [4–6]. Despite recent advances in memristors, the development of new materials and synaptic structures is needed to achieve high learning and computing capabilities.

Layered materials are combined through weak van der Waals forces between atomic layers, providing an invaluable foundation for the preparation and research of two-dimensional (2D) materials. Since its development in 2004 [7], graphene has been the leader in 2D material systems. Because of its unique properties (e.g., high mobility, good conductivity and high mechanical stability), graphene has broad potential applications [7–10]. Notably, among 2D materials (Table S1), graphene exhibits the highest thermal conductivity (as high as $1250 \text{ W m}^{-1} \text{ K}^{-1}$). Moreover, graphene-based electrodes, which have a high contact resistance and weak van der Waals forces, can reduce the running current compared with some metal electrodes [8]. 2D tin selenide (SnSe) materials, which feature a high resistance and a low density of intrinsic defects [10], are potential memristive materials. Chemical vapor deposition (CVD) has been mainly used to fabricate memristors based on 2D large-area materials. However, the high temperature associated with CVD makes it incompatible with industrial manufacturing processes. Thus, 2D SnSe materials fabricated at low temperature warrant greater attention.

In the present work, a two-terminal memristor with an Au/SnSe/graphene/SiO₂/Si structure was fabricated and its electrical properties were measured. The device ex-

¹ Key Laboratory of Brain-like Neuromorphic Devices and Systems of Hebei Province, Key Laboratory of Optoelectronic Information Materials of Hebei Province, Hebei University, Baoding 071002, China

² Department of Materials Science and Engineering, National University of Singapore, Singapore 117576, Singapore

[†] These authors contributed equally to this paper.

* Corresponding authors (emails: sfwang@hbu.edu.cn (Wang S); xiaobing_yan@126.com (Yan X))

hibits stable and uniform resistive switching performance and a high $R_{\text{OFF}}/R_{\text{ON}}$ ratio, and its set and reset power are 16.7 and 2.3 nW, respectively. Meanwhile, it might simulate biological synaptic functions, including paired-pulse facilitation (PPF), short-term plasticity (STP), and long-term plasticity (LTP). Its switching behavior from STP to LTP can be regulated by applying various continuous pulses. The results reveal that the Au/SnSe/graphene/SiO₂/Si device is a candidate for use in high-density storage and neuromorphic computing applications.

EXPERIMENTAL SECTION

First, an anisole solution of polymethyl methacrylate was spin-coated onto the surface of a graphene film grown on a Cu foil substrate and heated at 45°C for 10 min. The coated substrate was etched using a solution of CuSO₄·H₂O:HCl (1 g/5 mL/5 mL) for ~12 h. Deionized water was then used to clean the remaining etching solution. The graphene was picked up using the SiO₂/Si substrate, and the coated substrate was heated at a low temperature (45°C, 10 min). The sample was soaked in acetone solvent for 6 h, during which the solution was replaced three times, and was allowed to dry naturally, resulting in

graphene/SiO₂/Si. The SnSe film was deposited using pulsed laser deposition onto the graphene/SiO₂/Si substrate (1.5 J cm⁻², 5 Hz, 300°C). Details of the preparation of the Au electrode are provided elsewhere [11].

RESULTS AND DISCUSSION

Fig. 1a displays the X-ray diffraction (XRD, Bruker AXS D8 Advance) 2 θ -scan pattern of the SnSe thin film deposited onto the graphene/SiO₂/Si substrate. XRD peaks are observed at 15.6° (200) and 31.3° (400), consistent with orthorhombic SnSe (PDF#97-005-2425, *Pnma* (No. 62)). The peaks correspond to *d*-spacings of 5.7 and 2.8 Å, respectively. Fig. 1b shows the Raman spectra of the SnSe and graphene. The SnSe material with D^{16}_{2h} symmetry has 12 active vibration modes, including 4A_g, 2B_{1g}, 4B_{2g}, and 2B_{3g} modes [12]. In the present experiment, the peaks observed at approximately 68.2, 100.6, 151.2, and 181.7 cm⁻¹ are assigned to the A_g¹, B_{3g}¹, A_g², and A_g³ modes of the SnSe film, respectively. However, the Raman B_{3g}¹ and A_g² peaks differ from the previously reported data, likely because of structural defects [13]. The Raman spectrum of graphene shows peaks at 1348.02 (D band), 1579.75 (G band), and 2687.75 cm⁻¹ (2D band). The G band originates from an in-plane stretching vi-




Figure 1 (a) XRD pattern of an SnSe film and (b) Raman spectra of SnSe and graphene deposited onto a SiO₂/Si substrate. (c) Cross-sectional HRTEM image of an Au/SnSe/graphene/SiO₂/Si device; the right image is a magnified image corresponding to the rectangular area drawn on the graphene electrode.

bration of C atoms with sp^2 hybridization. The intensity ratio (I_D/I_G) between the disordered band (D) and crystalline band (G) was ~ 0.29 , confirming that few defects existed in the multilayer graphene [14]. Cross-sectional images of the Au/SnSe/graphene/SiO₂/Si devices (Fig. 1c) were recorded using a high-resolution transmission electron microscope (HRTEM, JEOL JEM2100F). The thicknesses of the SnSe, graphene, and SiO₂ layers of the naturally grown three-layer film are approximately 40, 8.2, and 5.6 nm, respectively. The inset shows magnified images corresponding to the rectangular area indicated in the image of the graphene electrode. The atomic layer spacing of the graphene is ~ 0.33 nm. The thermal conductivity of graphene is well known to be higher than that of most other 2D materials [15,16]. Here, we attempted to introduce 2D graphene into a memristor to improve its heat dissipation.

To further explore the memristive behaviors of the devices, we recorded their hysteresis current–voltage (I – V) curves using a Keithley 4200 SCS parameter analyzer. Here, Au and graphene were used as the device electrodes, and SnSe was used as a functional layer. A thin insulating SiO₂ layer was used to reduce the device leakage current. Fig. 2a shows a typical I – V curve for the first cycle of the Au/SnSe/graphene/SiO₂/Si device under a

sweeping voltage ($0\text{ V} \rightarrow 5.0\text{ V} \rightarrow 0\text{ V} \rightarrow -4.0\text{ V} \rightarrow 0\text{ V}$). As the direct current bias voltage was increased from 0 to 2.0 V (1st stage), the conductance of the memristor slowly increased. However, as the voltage was increased from 2.0 to 5.0 V (2nd stage), the conductance increased rapidly. The memristor transformed from a high-resistance state (HRS) to a low-resistance state (LRS) immediately, maintained the LRS (3rd and 4th stages) from 5.0 to -2.3 V, and finally returned to the HRS (5th stage). When a second-cycle scan voltage was applied to the Au top electrode, unlike the conductance in the first scan, the conductance abruptly transformed at ~ 3.5 V (Fig. 2b). The I – V curves in Fig. 2c were obtained as the current compliance values were modulated (i.e., 0.4, 1.0, 5.0, 10.0, and 50.0 μ A). The retentions of different resistance states of devices were measured under different current compliance values (0.4, 1, 5, and 10 μ A), as shown in Fig. S1. A single memory cell might realize multilevel LRS between 1.0 and 10.0 μ A current compliances, which is expected to be useful in the high-density memory field. In addition, the I – V curves for 200 cycles with the same and continuous sweeping voltage ($0\text{ V} \rightarrow 3\text{ V} \rightarrow 0\text{ V} \rightarrow -2\text{ V} \rightarrow 0\text{ V}$) (Fig. 2d) show excellent reproducibility and uniformity. Meanwhile, the threshold voltage of the device was determined from the results in Fig. 2e, f. Ac-




Figure 2 (a) The first and (b) second I – V curves under a sweeping voltage ($0\text{ V} \rightarrow 5\text{ V} \rightarrow 0\text{ V} \rightarrow -4\text{ V} \rightarrow 0\text{ V}$). (c) I – V curves of the Au/SnSe/graphene/SiO₂/Si device with modulating current compliance. (d) I – V curves of 200 continuous sweeping cycles with the same sweeping voltage ($0\text{ V} \rightarrow 3\text{ V} \rightarrow 0\text{ V} \rightarrow -2\text{ V} \rightarrow 0\text{ V}$). The distribution of the (e) set and (f) reset voltages for the device.

cording to the Gaussian fitting results, the set/reset voltage is separately concentrated at approximately 1.5 and -0.4 V; both voltages show a small discrete distribution. The device's set and reset powers are 16.7 and 2.3 nW, respectively. Compared with set and reset powers of the reported devices [17–24], those of our device are substantial (Table 1).

The cumulative probability of the high/low-resistance illustrates that the distribution for the HRS and LRS of the devices is centralized (Fig. S2a). We also collected statistics on the HRS and LRS of the devices for 200 cycles and found that they all have obvious HRS and LRS dis-

tributions, which indicates that the proposed devices exhibit good endurance characteristics (Fig. S2b). Graphene, which exhibits high thermal conductivity, was introduced into the device, where it might improve the dissipation of heat generated during device operation, thereby increasing the device's stability and service life.

Fig. 3a shows that the electronic transport mechanism for the device includes the Poole–Frenkel (PF) and trap-assisted tunneling (TAT) models, as further confirmed by the fitting results for the I – V characteristics. First, the relation between $\ln(I/V)$ and $V^{1/2}$ corresponding to the positive I – V curve of the Au/SnSe/graphene/SiO₂/Si de-

Table 1 Statistics for the set and reset power of the proposed device

Device structure	Set power (W)	Reset power (W)	Ref.
Au/SnSe/graphene/SiO ₂ /Si	10^{-8}	10^{-9}	This work
TiN/AlN/graphene/Pd	10^{-8}	10^{-4}	[17]
Ag/SiGe/ <i>p</i> -Si	10^{-7}	10^{-4}	[18]
Ag/SiO ₂ /Pt	10^{-6}	10^{-2}	[19]
Cu/AlN/Pt	10^{-5}	10^{-3}	[20]
Ag/TiO ₂ /Pt	10^{-5}	10^{-4}	[21]
Ag/LSMO/Pt	10^{-3}	10^0	[22]
Cu/AlN/TiN	10^{-5}	10^{-4}	[23]
Ag/AgInSnTe/Ta	10^{-5}	10^{-4}	[24]




Figure 3 (a) Schematics of two possible transport mechanisms: the PF and TAT models. (b) PF and (c) TAT mechanism fitting for the Au/SnSe/graphene/SiO₂/Si device. HRTEM images of SnSe films in the (d) initial state and (e) low-resistance state. (f) Line profiles for line areas with (top) and without (bottom) atomic vacancies in SnSe materials.

vice in the HRS (Fig. 2a) can be fitted linearly (Fig. 3b). The results show that the fitted data are coincident with the PF model [25]. Under the PF mechanism, a Coulomb potential barrier under the charge interaction limits electron movement. However, the barrier is lowered under a high electric field; thus, the electrons are more likely to break free. Next, the positive I - V curve of this device in the LRS (Fig. 2a) was fitted as $\ln(J)$ vs. E^{-1} , where J is the current density and E is the electric field (Fig. 3c). The fitting results indicate linear behavior, meaning that the electronic transport behavior can be well described by the TAT model [26]. The switching behavior of the device's switching resistance could be better fitted because of the large number of defect states introduced into the SnSe material during the manufacturing process [12].

To further investigate the resistance switching mechanism, the microscopic properties of the device were characterized using HRTEM. Fig. 3d, e show the HRTEM images of SnSe materials before and after application of electric fields. Obviously, the HRTEM image of SnSe in the LRS shows more defects than the image of SnSe in its initial state. The areas within the green dashed boxes in Fig. 3e are enlarged in the right illustration, which show the standard zigzag-oriented quadrilateral units and units with vacancies. The absence of Sn atoms is apparent in Fig. 3e. Moreover, the line profiles (Fig. 3f) for Sn and Se atoms were collected from the white-lined area. Sn vacancy defects are observed in the films of devices in the LRS. Based on the aforementioned analysis, the resistance switching mechanism for the device is attributable to the formation and rupture of filamentary conducting paths consisting of Sn vacancies.

Fig. 4 shows the schematics of the initial state, LRS, and

HRS of the device during the setting and resetting processes. Numerous Sn vacancies are observed inside the initial-state device under an electric field. These vacancies form Sn vacancy filament paths between the Au electrode and the graphene electrode, and the device is in the LRS. When a negative voltage is applied to the device in the LRS, the filament conducting path is ruptured and the device is in the HRS. Sn vacancies have the greatest possibility of playing a leading role in the resistive switching process; however, the existence and influence of other defects cannot be completely excluded.

The neurotransmitter dopamine ($C_8H_{11}NO_2$) is generally believed to govern learning and memory behaviors in the human neural network. In particular, $C_8H_{11}NO_2$ regulates synaptic plasticity [20,27]. Here, the synaptic plasticity of the electronic synapse was tested. When an excitation pulse was applied to the device, its conductance value changed significantly with a short-term modulation of ~ 0.5 mS because of ionic currents; it gradually stabilized at a higher-than-initial state (Fig. 5a). To further verify the adjustable characteristics, a continuous excitation with a different duty cycle (0.25 and 0.70) was applied to the device (Fig. 5b, c). The results illustrate that a sequence pulse with a large ratio leads to a conductivity greater than that of the device in its initial state; that is, the device can be switched from short-term to long-term memory. The effect of voltage amplitude on the conductance was also studied. The width and interval of the pulse were both 1 ms, the step voltage was 0.1 V, and the voltage amplitude sequence was 1.5–3.5 V. As the voltage was increased linearly, the rate of change of the current gradually decreased, indicating a change in the resistance state of the device (Fig. 5d).




Figure 4 Schematics of the resistance switching mechanism for the device in its initial, high-resistance, and low-resistance states.




Figure 5 Neurobehaviors for a neuromorphic device. (a) Postsynaptic current remains higher than the initial level after one presynaptic pulse (3.5 V, 350 ns). (b, c) Pulsing curves for the device after application of a sequence of presynaptic pulses with different ratios (duration: interval = 0.25 and 0.70). (d) Pulsing curves for the device after a pulse with a different amplitude (1.5 V → 3.5 V). (e) PPF characteristics. (f) Relationship between the conductance and pulse number under the consecutive application of potentiation and depression pulses.

The PPF characteristics of the device were also tested. PPF is an important learning rule that simulates the forgetting process in biological synapses (Fig. 5e). The pulse waveform for driving PPF was set as follows (Fig. S3a): the duration and amplitude of the read pulse were 500 ns and 0.5 V, respectively, the duration of the write pulse was 250 ns, and the voltage amplitude was 3.5 V. The formula for PPF is

$$\text{PPF} = (G_2 - G_1)/G_1 \times 100\% \\ = C_1 \exp(-t/\tau_1) + C_2 \exp(-t/\tau_2), \quad (1)$$

where G_1 and G_2 are the conductance values after the first and second pulse, respectively, and τ is a time constant [5]. The fitting parameters are $C_1 = 20.87$, $C_2 = 21.30$, $\tau_1 = 401.00$ ns, and $\tau_2 = 402.00$ ns. The results show that a smaller interval leads to high conductance, whereas a larger interval leads to low conductance. When the time interval was sufficiently large, no further change was observed in the device conductance.

Fig. 5f shows the STP and LTD behaviors of the proposed device subjected to the pulse sequence. Here, we set the driving pulse as follows (Fig. S3b): for the positive-pulse part, we set 15 pulse waveforms with a duration of 200 ns and a voltage amplitude of 0.9 V; for the negative pulse part, we set 15 pulse waveforms with a duration of 200 ns and a voltage amplitude of -0.5 V. The results indicate that the proposed device exhibits bidirectional gradual conductance changes which can be regulated by positive or negative pulse sequences. The developed bidirectional analog memristor is suitable for application in more complex deep neural networks.

CONCLUSION

Graphene with high thermal conductivity was incorporated into Au/SnSe/graphene/SiO₂/Si memristors to improve their performance. The set/reset power for the memristor could be as low as 16.7 and 2.3 nW, respec-

tively—far lower than those of most current devices. The device not only exhibited excellent stability and uniformity and a high $R_{\text{OFF}}/R_{\text{ON}}$ ratio but also could simulate biosynaptic functions such as PPF, STP, and LTP. Such excellent performance is attributed to the incorporation of graphene, which exhibits high heat dissipation, and a SiO_2 insulation layer. The proposed device is an excellent candidate for use in high-density storage and neuromorphic computing applications.

Received 28 September 2020; accepted 2 December 2020;
published online 24 February 2021


- 1 Wang Z, Joshi S, Savel'ev SE, *et al.* Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing. *Nat Mater*, 2017, 16: 101–108
- 2 Jo SH, Chang T, Ebong I, *et al.* Nanoscale memristor device as synapse in neuromorphic systems. *Nano Lett*, 2010, 10: 1297–1301
- 3 Wang ZQ, Xu HY, Li XH, *et al.* Synaptic learning and memory functions achieved using oxygen ion migration/diffusion in an amorphous InGaZnO memristor. *Adv Funct Mater*, 2012, 22: 2759–2765
- 4 Prezioso M, Merrih-Bayat F, Hoskins BD, *et al.* Training and operation of an integrated neuromorphic network based on metal-oxide memristors. *Nature*, 2015, 521: 61–64
- 5 Yan X, Zhao Q, Chen AP, *et al.* Vacancy-induced synaptic behavior in 2D WS_2 nanosheet-based memristor for low-power neuromorphic computing. *Small*, 2019, 15: 1901423
- 6 Kim MK, Lee JS. Short-term plasticity and long-term potentiation in artificial biosynapses with diffusive dynamics. *ACS Nano*, 2018, 12: 1680–1687
- 7 Novoselov KS, Geim AK, Morozov SV, *et al.* Electric field effect in atomically thin carbon films. *Science*, 2004, 306: 666–669
- 8 Novoselov KS, Geim AK, Morozov SV, *et al.* Two-dimensional gas of massless Dirac fermions in graphene. *Nature*, 2005, 438: 197–200
- 9 Jariwala D, Marks TJ, Hersam MC. Mixed-dimensional van der Waals heterostructures. *Nat Mater*, 2017, 16: 170–181
- 10 Chen CL, Wang H, Chen YY, *et al.* Thermoelectric properties of p-type polycrystalline SnSe doped with Ag. *J Mater Chem A*, 2014, 2: 11171–11176
- 11 Wang H, Ren D, Lu C, *et al.* Investigation of multilayer WS_2 flakes as charge trapping stack layers in non-volatile memories. *Appl Phys Lett*, 2018, 112: 231903
- 12 Luo S, Qi X, Yao H, *et al.* Temperature-dependent Raman responses of the vapor-deposited tin selenide ultrathin flakes. *J Phys Chem C*, 2017, 121: 4674–4679
- 13 Ye Y, Xian Y, Cai J, *et al.* Linear and nonlinear optical properties of few-layer exfoliated SnSe nanosheets. *Adv Opt Mater*, 2019, 7: 1800579
- 14 Ni ZH, Wang HM, Ma Y, *et al.* Tunable stress and controlled thickness modification in graphene by annealing. *ACS Nano*, 2008, 2: 1033–1039
- 15 Ghosh S, Bao W, Nika DL, *et al.* Dimensional crossover of thermal transport in few-layer graphene. *Nat Mater*, 2010, 9: 555–558
- 16 Wang J, Zhu L, Chen J, *et al.* Suppressing thermal conductivity of suspended tri-layer graphene by gold deposition. *Adv Mater*, 2013, 25: 6884–6888
- 17 Zhou Z, Zhao J, Chen AP, *et al.* Designing carbon conductive filament memristor devices for memory and electronic synapse applications. *Mater Horiz*, 2020, 7: 1106–1114
- 18 Choi S, Tan SH, Li Z, *et al.* SiGe epitaxial memory for neuromorphic computing with reproducible high performance based on engineered dislocations. *Nat Mater*, 2018, 17: 335–340
- 19 Sun H, Liu Q, Li C, *et al.* Direct observation of conversion between threshold switching and memory switching induced by conductive filament morphology. *Adv Funct Mater*, 2014, 24: 5679–5686
- 20 Chen C, Yang YC, Zeng F, *et al.* Bipolar resistive switching in Cu/AlN/Pt nonvolatile memory device. *Appl Phys Lett*, 2010, 97: 083502
- 21 Chae BG, Seol JB, Song JH, *et al.* Nanometer-scale phase transformation determines threshold and memory switching mechanism. *Adv Mater*, 2017, 29: 1701752
- 22 Liu D, Cheng H, Zhu X, *et al.* Analog memristors based on thickening/thinning of Ag nanofilaments in amorphous manganite thin films. *ACS Appl Mater Interfaces*, 2013, 5: 11258–11264
- 23 Chen C, Gao S, Tang G, *et al.* Effect of electrode materials on AlN-based bipolar and complementary resistive switching. *ACS Appl Mater Interfaces*, 2013, 5: 1793–1799
- 24 Li Y, Xu L, Zhong YP, *et al.* Associative learning with temporal contiguity in a memristive circuit for large-scale neuromorphic networks. *Adv Electron Mater*, 2015, 1: 1500125
- 25 Hanna MJ, Zhao H, Lee JC. Poole Frenkel current and Schottky emission in SiN gate dielectric in AlGaIn/GaN metal insulator semiconductor heterostructure field effect transistors. *Appl Phys Lett*, 2012, 101: 153504
- 26 Houg MP, Wang YH, Chang WJ. Current transport mechanism in trapped oxides: A generalized trap-assisted tunneling model. *J Appl Phys*, 1999, 86: 1488–1491
- 27 Burns ME, Augustine GJ. Synaptic structure and function: Dynamic organization yields architectural precision. *Cell*, 1995, 83: 187–194

Acknowledgements This work was financially supported by the National Natural Science Foundation of China (51972094, 61674050 and 61874158), the Outstanding Youth Project of Hebei Province (F2016201220), the Project of Science and Technology Activities for Overseas Researcher (CL201602), the Project of Distinguished Youth of Hebei Province (A2018201231), the Support Program for the Top Young Talents of Hebei Province (70280011807), and the Supporting Plan for 100 Excellent Innovative Talents in Colleges and Universities of Hebei Province (SLRC2019018).

Author contributions Yan X designed the samples and revised the paper. Wang H conducted the performance test of the device and prepared the manuscript. Yu T analyzed the data. Zhao J assisted in writing the response. All authors contributed to the general discussion of the manuscript.

Conflict of interest The authors declare no conflict of interest.

Supplementary information Supporting data are available in the online version of the paper.



Hong Wang received her MSc degree from Hebei University in 2018. She is currently pursuing a PhD degree at the Department of Physics, Hebei University. Her research interests include the design and application of 2D-material-based devices.



Xiaobing Yan received his PhD degree from Nanjing University in 2011. He is currently a professor at the College of Electron Information and Engineering, Hebei University. His current research interests include the study of emerging memories, such as charge-trapping memory, phase-change memory, resistive switching memory, and brain-inspired neuromorphic devices.



Tianqi Yu received his Bachelor's degree from Henan University of Science and Technology in 2018. He is a graduate student at the College of Electronic and Information Engineering, Hebei University. His current research focuses on memristors.



Shufang Wang received her PhD degree in optics from the Institute of Physics, Chinese Academy of Sciences in 2004. She then joined the group of Professor D. Rémiens at IEMN-CNRS, France and the group of Professor Xiaoxing Xi at Pennsylvania State University as a postdoctoral fellow. Her research focuses on photoelectric/thermoelectric materials and devices.

基于层状硒化锡/石墨烯材料的低功耗忆阻器件

王宏^{1†}, 于天奇^{1†}, 赵建辉¹, 王淑芳^{1*}, 闫小兵^{1,2*}

摘要 在外部刺激下具有电导可调功能的新兴两端忆阻器被认为在记忆和电子突触功能方面颇具潜力。但是, 目前忆阻器的稳定性、均匀性和功耗在神经形态计算中仍然具有一定挑战性。本文中, 我们利用具有高导热性的层状二维石墨烯制造了Au/SnSe/石墨烯/SiO₂/Si忆阻器。该器件不仅具有压倒性的电性能(高稳定性、均匀性和R_{OFF}/R_{ON}比), 而且还可以实现生物突触功能, 例如双脉冲促进、短期可塑性和长期可塑性。其开关功率值分别可降低至16.7和2.3 nW。同时, 高分辨透射电子显微镜图证实了该器件的电阻转换机制, 可能归因于由锡空位组成的丝状导电路径的形成和破裂。该设备有望应用于高密度存储和低功率神经形态计算领域。