Skip to main content
SpringerLink
Log in

Gain and offset correction methods for analog-to-digital converters

  • Mixed Signal Letter
  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper describes a simple offset error (OEC) and two gain error (GEC) correction methods for an analog–digital converter (ADC), which use a dedicated sample-and-hold (S/H) circuit. These three methods are specifically proposed for switched- capacitor (SC) S/H circuits. In these methods, few unit capacitors of main S/H-capacitor are separated for correction. OEC method and one of GEC method uses bottom-plate sampling to correct the sampled voltage. The second GEC method uses charge sharing method between capacitors.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5

References

  1. Shyu, J.-B., Temes, G. C., & Krummenacher, F. (1984). Random errors effects in matched MOS capacitors and current sources. IEEE Journal of Solid-State Circuits, SC-19, 948–955.

    Article  Google Scholar 

  2. Pelgrom, M. J. M., Duinmaijer, A. C. J., & Welbers, A. P. G. (1989). Matching properties of MOS transistors. IEEE Journal of Solid-State Circuits, 24, 1433–1440.

    Article  Google Scholar 

  3. Razavi, B. (1994). Principles of data conversion. New York: Wiley.

    Book  Google Scholar 

  4. Machado, G. A. S., Battersby, N. C., & Chris, T. (1997). On the development of analogue sampled-data signal processing. Analog Integrated Circuits and Signal Processing, 12(3), 179–199.

    Article  Google Scholar 

  5. Li, M. F., Yep, S. Y., & Lim, Y. C. (1997). A novel integrated CMOS switch circuit for high precision sample-and-hold technique. Analog Integrated Circuits and Signal Processing, 12(3), 211–215.

    Article  Google Scholar 

  6. Waltari, M., & Halonen, K. (1999). A 220-M sample/s CMOS sample-and-hold circuit using double-sampling. Analog Integrated Circuits and Signal Processing, 18(1), 21–31.

    Article  Google Scholar 

  7. Lee, T. S., & Lu, C. C. (2005). A 200 MHz 4.8 mW 3 V fully differential CMOS sample-and-hold circuit with low hold pedestal. Analog Integrated Circuits and Signal Processing, 45(1), 37–46.

    Article  Google Scholar 

  8. Kottaras, G., Paschalidis, N. P., Sarris, E. T., Stamatopoulos, N., Karadamoglou, K., & Paschalidis, V. (2005). 10-Bit, low power, successive approximation, digitally auto-zeroed CMOS ADC core for the NASA TRIO smart sensor system on a Chip. Analog Integrated Circuits and Signal Processing, 42(2), 113–128.

    Article  Google Scholar 

  9. Long, S. L., Wu, J. H., Xia, X. J., & Shi, L. X. (2008). A 1.8–V 3.1 mW successive approximation ADC in system-on-chip. Analog Integrated Circuits and Signal Processing, 56(3), 205–211.

    Article  Google Scholar 

  10. Enz, C. C., & Temes, G. C. (1996). Circuit techniques for reducing the effect of op-amp imperfections; Autozeroing, correlated double sampling, and chopper stabilization. Proceedings of the IEEE, 84(9), 1320–1324.

    Google Scholar 

  11. Seng-Pan, U., Martins, P. P., & Franca, J. E. (1999). Offset and gain-compensated and mismatch free SC delay circuit with flexible implementation. Electronic Letters, 35(3), 188–189.

    Article  Google Scholar 

  12. Shi, X., Matsumoto, H., & Murao, K. (2000) Gain- and offset-compensated non-inversting sc circuits. In Proceedings of IEEE International Symposium on Circuits and Systems (pp. 425–428). Geneva: ISCAS.

  13. Siragusa, E. J., & Galton, I. (2000). Gain error correction technique for pipelined analogue-to-digital converters. Electronics Letters, 36(7), 617–618.

    Article  Google Scholar 

  14. Abdelhalim, K., MacEachern, L., & Mahmoud, S. (2007) A nanowatt successive approximation adc with offset correction for implantable sensor applications. In: proceedings of IEEE international symposium on circuits and systems (pp. 2351–2354). Geneva: ISCAS.

  15. Chew, M. (2006). Gain error correction in an analog-to-digital converter. US Patent 7106229 to Qualcomm Inc., Sep. 12 2006.

  16. Keskin, M. (2007). Gain and offset error correction in an analog-to-digital converter. US Patent 7161512 to Qualcomm Inc., Jan. 9 2007.

Download references

Author information

Authors and Affiliations

  1. Mobile and Wireless Group, Broadcom, 16340 West Bernardo Drive, San Diego, CA, USA

    Mustafa Keskin

  2. Pacific Gas and Electric Company, San Fransico, CA, USA

    Mark Chew

Authors
  1. Mustafa Keskin
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mark Chew
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mustafa Keskin.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Keskin, M., Chew, M. Gain and offset correction methods for analog-to-digital converters. Analog Integr Circ Sig Process 68, 357–360 (2011). https://doi.org/10.1007/s10470-011-9626-5

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-011-9626-5

Keywords

Search

Navigation