ERRATUM

## Erratum to: A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology

Yavar Safaei Mehrabani · Mohammad Eshghi

Published online: 24 January 2015 © Springer Science+Business Media New York 2015

## Erratum to: Circuits Syst Signal Process DOI 10.1007/s00034-014-9887-1

In the original publication, the affiliation "Member IEEE" of the authors has been erroneously tagged as a third author in the article. This has been corrected with this erratum.

Y. Safaei Mehrabani (🖂)

M. Eshghi

The online version of the original article can be found under doi:10.1007/s00034-014-9887-1.

Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran e-mail: y.safaei@srbiau.ac.ir

Faculty of Electrical and Computer Engineering, Shahid Beheshti University, G.C., Tehran, Iran e-mail: m-eshghi@sbu.ac.ir