Skip to main content
Log in

Reducing the cost of power monitoring with DC wattmeters

  • Special Issue Paper
  • Published:
Computer Science - Research and Development

Abstract

The use of internal DC wattmeters, connected to the ATX lines that distribute power from the supply unit to the computer components, is a luring method to profile power in server configurations due to the accurate and complete information provided by this approach. In this paper we enhance the appeal of this type of power meters by addressing one of their main drawbacks, namely, their high cost per node for cluster facilities. In particular, we provide a practical demonstration that it is possible to obtain accurate information for the total instantaneous power dissipation of a platform (and, therefore, the total energy consumption) by composing the information obtained from a few ATX lines into a reduced model. Additionally, we formulate a systematic methodology to build this model, based on a small number of calibration runs involving three standard benchmarks, that allows i) to detect the minimum number of lines to profile; ii) to identify/select the most appropriate lines; and iii) to assign weights in order to build the reduced model. Our hypothesis is contrasted and experimentally validated using the complete collection of multithreaded codes in PARSEC, on two low-cost servers equipped with Intel© and AMD© multicore technology.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2

Similar content being viewed by others

Notes

  1. http://manpages.ubuntu.com/manpages/precise/man1/cpuburn.1.html.

  2. http://www.cs.virginia.edu/stream.

  3. http://linux.die.net/man/8/hdparm.

References

  1. Alonso P, Badia RM, Labarta J, Barreda M, Dolz MF, Mayo R, Quintana-Ortí ES, Reyes R (2012) Tools for power-energy modelling and analysis of parallel scientific applications. In: 41st Int. Conf. on Parallel Processing - ICPP, pp 420–429

  2. Barreda M, Barrachina S, Catalán S, Dolz MF, Fabregat G, Mayo R, Quintana ES (2013) A framework for power-performance analysis of parallel scientific applications. In: Third int. conference on smart grids, green communications and IT energy-aware technologies—Energy 2013, pp 114–119

  3. Barreda M, Catalán S, Dolz MF, Mayo R, Quintana-Ortí ES (2013) Automatic detection of power bottlenecks in parallel scientific applications. In: Computer science—research and development, pp 1–9

  4. Bedard D, Porterfield A, Fowler R, Lim MY (2009) PowerMon 2: fine-grained, integrated power measurement. Tech. Rep. TR-09-04, RENCI, North Carolina

  5. Bienia C, Kumar S, Singh JP, Li K (2008) The PARSEC benchmark suite: Characterization and architectural implications. Tech. Rep. TR-811-08, Princeton University

  6. Dennard R, Gaensslen F, Rideout V, Bassous E, LeBlanc A (1974) Design of ion-implanted MOSFET’s with very small physical dimensions. IEEE J Solid-State Circ 9(5):256–268

    Article  Google Scholar 

  7. Dietrich CF (1991) Uncertainty, calibration and probability: the statistics of scientific and industrial measurement. Taylor & Francis, London

    Google Scholar 

  8. Diouri MEM, Dolz MF, Glück O, Lefèvre L, Alonso P, Catalán S, Mayo R, Quintana-Ortí ES (2013) Solving some mysteries in power monitoring of servers: take care of your wattmeters! In: Pierson JM, Da Costa G, Dittmann L (eds) Energy efficiency in large scale distributed systems. Lecture notes in computer science, vol 8046. Springer, Berlin, pp 3–18

  9. Esmaeilzadeh H, Blem E, Amant RS, Sankaralingam K, Burger D (2013) Power challenges may end the multicore era. Commun ACM 56(2):93–102

  10. Esmaeilzadeh H, Blem E, St. Amant R, Sankaralingam K, Burger D (2011) Dark silicon and the end of multicore scaling. In: Proceedings of the 38th annual international symposium on computer architecture, ISCA’11, pp 365–376

  11. Floyd M, Allen-Ware M, Rajamani K, Brock B, Lefurgy C, Drake A, Pesantez L, Gloekler T, Tierno J, Bose P, Buyuktosunoglu A (2011) Introducing the adaptive energy management features of the Power7 chip. IEEE Micro 31(2):60–75

  12. Ge R, Feng X, Song S, Chang HC, Li D, Cameron KW (2009) PowerPack: energy profiling and analysis of high-performance systems and applications. IEEE Trans Parallel Distrib Syst 99:658–671

    Google Scholar 

  13. Golub GH, Loan CFV (1996) Matrix Comput, 3rd edn. Johns Hopkins University Press, Baltimore

    Google Scholar 

  14. Hähnel M, Döbel B, Völp M, Härtig H (2012) Measuring energy consumption for short code paths using RAPL. SIGMETRICS Perform Eval Rev 40(3):13–17

    Article  Google Scholar 

  15. Hähnel M, Döbel B, Völp M, Härtig H (2012) Measuring energy consumption for short code paths using RAPL. SIGMETRICS Perform Eval Rev 40(3):13–17

    Article  Google Scholar 

  16. Kunkel J (2011) HDTrace - a tracing and simulation environment of application and system interaction. Tech. Rep. 2, Department of Informatics, Scientific Computing. Universität Hamburg

  17. McGill R, Tukey JW, Larsen WA (1978) Variations of box plots. Am Stat 32(1):12–16

  18. Moore G (1965) Cramming more components onto integrated circuits. Electronics 38(8):114–117

  19. Schöne R, Tschüter R, Ilsche T, Hackenberg D (2011) The vampirtrace plugin counter interface: Introduction and examples. In: Proceedings of the 2010 conference on parallel processing, Euro-Par 2010. Springer, Berlin, pp 501–511. http://dl.acm.org/citation.cfm?id=2031978.2032047

  20. Servat H, Llort G (2010) Extrae user guide manual for version 2.1.1. http://www.bsc.es/computer-sciences/extrae

  21. VampirTrace 5.12.1 User Manual. http://www.vampir.eu/

Download references

Acknowledgments

This work was supported by the CICYT project TIN2011-23283 of the Ministerio de Economía y Competitividad and FEDER, and the EU FET Project FP7 318793 “EXA2GREEN”. We thank Sergio Iserte, from Universitat Jaume I, and Manuel F. Dolz, from Uni-Hamburg, for their technical help with the analysis and scripting tools employed in the experimentation.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Sandra Catalán.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Castaño, M.A., Catalán, S., Mayo, R. et al. Reducing the cost of power monitoring with DC wattmeters. Comput Sci Res Dev 30, 107–114 (2015). https://doi.org/10.1007/s00450-014-0262-z

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00450-014-0262-z

Keywords

Navigation