Abstract
Optical networks-on-chip (ONoCs) represent an emerging technology for use as a communication platform for systems-on-chip (SoC). It is a novel on-chip communication system where information is transmitted in the form of light, as opposed to conventional electrical networks-on-chip (ENoC). As the ONoC becomes a candidate solution for the communication infrastructure of the SoC, the development of proper hierarchical models and tools for its design and analysis, specific to its heterogeneous nature, becomes a necessity. This chapter studies a class of ONoCs that employ a single central passive-type optical router using wavelength division multiplexing (WDM) as a routing mechanism. A novel protocol stack architecture for the ONoC is presented. The proposed protocol stack is a 4-layered hardware stack consisting of the physical layer, the physical-adapter layer, the data link layer, and the network layer. It allows the modular design of each ONoC building block, thus boosting the interoperability and design reuse of the ONoC. Adapting this protocol stack architecture, this chapter introduces the micro-architecture of a new router called electrical distributed router (EDR) as a wrapper for the ONoC. Then, the performance of the ONoC layered architecture has been evaluated both at system-level (network latency and throughput) and at the physical (optical) level. Experimental results prove the scalability of the ONoC and demonstrate that the ONoC is able to deliver a comparable bandwidth or even better (in large network sizes) to the ENoC. The proposed protocol stack has been modeled and integrated inside an industrial simulation environment (ST OCCS GenKit) using an industrial standard (VSTNoC) protocol.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Scandurra A, O’Connor I (2008) Scalable CMOS-compatible photonic routing topologies for versatile networks on chip. In: Proceedings of the 1st international workshop on network on chip architectures, pp 44–51 Lake Como, Italy
Brière M et al (2005) Heterogeneous modelling of an optical network-on-chip with SystemC. In: Proceedings of the 16th IEEE international workshop on rapid system prototyping (RSP), pp 10–16 Montreal, Canada
Brière M et al (2007) System level assessment of an optical NoC in an MPSoC platform. In: Proceedings of the IEEE design automation and test in Europe (DATE), pp 1084–1089 Nice, France
Gu H, Xu J, Wang Z (2008) ODOR: a microresonator-based highperformance low-cost router for optical networks-on-chip. In: Proceedings of the international conference on hardware-software codesign and system synthesis, pp 203–208 Atlanta (GA), USA
Gu H, Zhang W, Xu J (2009) A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip. In: Proceedings of the IEEE design automation and test in Europe (DATE), pp 3–8 Conference location: Nice, France
Shacham A, Lee BG, Biberman A, Bergman K, Carloni LP (2007) Photonic NoC for DMA communications in chip multiprocessors. In: Proceedings of the IEEE symposium on high-performance interconnects, pp 29–38 Stanford (CA), USA
Benini L, Micheli GD (2002) Networks on chips: a new SoC paradigm. IEEE Comput 35 (1):70–78
Zimmermann H (1980) OSI reference model—the ISO model of architecture for open systems interconnection. IEEE Trans Commun 28(4):425–432
Carara E, Moraes F, Calazans N (2007) Router architecture for high-performance NoCs. In: Proceedings of the 20th annual conference on integrated circuits and systems design, pp 111–116 Rio de Janeiro, Brazil
Dehyadgari M, Nickray M, Afzali-kusha A, Navabi Z (2006) A new protocol stack model for network on chip. In: Proceedings of the IEEE Computer Society annual symposium emerging VLSI technologies and architectures, pp 440–441 Karlsruhe, Germany
Millberg M, Nilsson E, Thid R, Kumar S, Jantsch A (2004) The Nostrum backbone – a communication protocol stack for networks on chip. In: Proceedings of the 17th international conference on VLSI design, pp 693–696 Mumbai, India
Sgroi M et al (2001) Addressing the system-on-a-chip interconnect woes through communication based design. In: Proceedings of the 38th annual design automation conference, pp 667–672 Las Vegas (NV), USA
MIPI Alliance, MIPI Alliance Standard for Unified Protocol (UniPro) (2010) http://www.mipi.org August 30th 2012
Jantsch A, Tenhunen H (2003) Networks on chip. Kluwer Academic, Dordrecht, pp 85–106
Vivien L, Osmond J, Fedeli JM, Marris-Morini D, Crozat P, Damlencourt JF, Cassan E, Lecunff Y, Laval S (2009) 42 GHz p.i.n Germanium photodetector integrated in a silicon-on-insulator waveguide. Opt Express 17:6252–6257
Lu Z (2007) Design and analysis of on-chip communication for network-on-chip platforms. Ph.D. Dissertation, Department of Electronic, Computer and Software System, School of Information and Communication Technology Royal Institute of Technology (KTH), Stockholm
Coppola M, Pistritto C, Locatelli R, Scandurra A (2006) STNoC: an evolution towards mpsoc era. In: Proceedings of the design, automation and test in Europe (DATE) Munich, Germany
Rijpkema E et al (2003) Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In: Proceedings of the IEEE design automation and test in Europe (DATE), pp 10350–10355 Munich, Germany
Wiklund D, Liu D (2003) SoCBUS: switched network on chip for hard real time embedded systems. In: Proceedings of the IEEE international symposium on parallel and distributed processing, pp 1–8, 2003 Nice, France
Draper JT, Ghosh J (1994) A comprehensive analytical model for wormhole routing in multicomputer systems. J Parallel Distrib Comput 23(2):202–214
SPLASH-2 benchmark (2010) http://www.capsl.udel.edu/splash/ August 30th 2012
Dally W, Towles B (2004) Principles and practices of interconnection networks. Morgan Kaufmann, San Francisco
Spuesens T, Liu L, Vries Td, Romeo PR, Regreny P, Thourhout DV (2009) Improved design of an InP based microdisk laser heterogeneously integrated with SOI. In: Group IV photonics 2009, San Francisco
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer Science+Business Media New York
About this chapter
Cite this chapter
Allam, A., O’Connor, I. (2013). A Protocol Stack Architecture for Optical Network-on-Chip. In: O'Connor, I., Nicolescu, G. (eds) Integrated Optical Interconnect Architectures for Embedded Systems. Embedded Systems. Springer, New York, NY. https://doi.org/10.1007/978-1-4419-6193-8_6
Download citation
DOI: https://doi.org/10.1007/978-1-4419-6193-8_6
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4419-6192-1
Online ISBN: 978-1-4419-6193-8
eBook Packages: EngineeringEngineering (R0)