Skip to main content

Part of the book series: NATO Science Series ((NAII,volume 58))

  • 435 Accesses

Abstract

SOI Technology has received much attention since the announcement of an SOI line of microprocessor products by IBM in 1998. Semiconductor manufacturers such as Motorola have followed IBM’s lead and have announced SOI products [1], while other major US semiconductor vendors such as AMD are currently developing SOI products. Most of these companies develop SOI products for low-power, low-voltage applications, however, a small number of vendors have specialized in the field of harsh-environment electronics, which will be the topic of this paper.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. http://www.soisolutions.com

    Google Scholar 

  2. http://www.ibis.com/wafer.htm

    Google Scholar 

  3. http://www.soitec.com/

    Google Scholar 

  4. http://www.canon.co.jp/Eltran/elt_ndex-e.html

    Google Scholar 

  5. K. Sakaguchi and T. Yonehara, “SOI wafers based on epitaxial technology”, Solid-State Technology, pp. 88–92, June 2000

    Google Scholar 

  6. http://www.peregrine-semi.com/Tech/UTSiProc.htm

    Google Scholar 

  7. http://www.chips.ibm.com/bluelogic/showcase/soi/

    Google Scholar 

  8. http://www.planetit.com/techcenters/docs/desktop_computing/news/ PIT19990618S0050

    Google Scholar 

  9. http://www.edtn.com/story/prod/OEG20000815S0049-R

    Google Scholar 

  10. http://www.zdnet.com/zdnn/stories/news/0,4586,2336967,00.html

    Google Scholar 

  11. http://www.eocenter.com/edtn/out.asp?n=33586386&ty=all&drlyear=1999 &dr2=on&dr2day=26&i=SOIbop=AND&ty2=all&relrange=0&dr2year=2000&dType=range&r ange=between&drlmonth=l&drl=on&drlday=01&dr2month=5&url=http%3A%2F%2Fwww% 2Esemibiznews%2Ecom%2Fstory%2FOEG20000411S0053&title=HP+unveils+64%2Dbit+RIS C+processor+made+with+copper%2C+SOI+technologies

    Google Scholar 

  12. http://www.zdnet.com/zdnn/stories/news/0,4586,2594500,00.html

    Google Scholar 

  13. http://www.ti.com/research/docs/deviflow.htm

    Google Scholar 

  14. http://www.ssec.honeywell.com

    Google Scholar 

  15. http://content.honeywell.com/space/news/release/mot-hi.htm

    Google Scholar 

  16. http://www.synova.com/proc/processors.html

    Google Scholar 

  17. http://www.ll.mit.edu/AST/soipage.html

    Google Scholar 

  18. C.K. Chen et al., “SLOTFET fabrication of self-aligned sub-100-nm fully depleted SOI CMOS”, Proceedings of the IEEE International SOI Conference, p. 82, 2000

    Google Scholar 

  19. A.J. Auberton-Hervé et al., “High-temperature applications of SIMOX trechnology”, Japanese Solid State Technology, pp. 12–17, Dec. 1993 (In Japanese)

    Google Scholar 

  20. J.P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, 2nd Edition”, Kluwer Academic Publishers, pp. 23–236, 1977

    Google Scholar 

  21. http://www.ssec.honeywell.corn/hightemp/datasheets/htmo/htmo.html

    Google Scholar 

  22. http://www.ssec.honeywell.com/hightemp/datasheets.html

    Google Scholar 

  23. B. Gentinne, J.P. Eggermont and J.P. Colinge, “Performances of SOI CMOS OTA combining ZTC and gain-boosting techniques”, Electronics Letters 32-24, 2092–2093, 1995

    Article  Google Scholar 

  24. B. Gentinne, J.P. Eggermont, D. Flandre, J.P. Colinge, “Fully depleted SOI-CMOS technology for high temperature IC applications”, Materials Science and Engineering B46, 1–7, 1997

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Colinge, C.A. (2002). SOI For Harsh Environment Applications in the USA. In: Balestra, F., Nazarov, A., Lysenko, V.S. (eds) Progress in SOI Structures and Devices Operating at Extreme Conditions. NATO Science Series, vol 58. Springer, Dordrecht. https://doi.org/10.1007/978-94-010-0339-1_7

Download citation

  • DOI: https://doi.org/10.1007/978-94-010-0339-1_7

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-1-4020-0576-3

  • Online ISBN: 978-94-010-0339-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics