Skip to main content

Modeling the AVS Control Loop

  • Chapter
  • 1238 Accesses

Part of the book series: Springer Series in Advanced Microelectronics ((MICROELECTR.,volume 41))

Abstract

Adapting the supply voltage by using in-situ delay monitors forms a closed-loop control system. The last chapter focused on the in-situ delay monitors (Pre-Error flip-flops) acting as sensors of this system. The following chapter will now deal with the entire control loop. First, we show how the whole system can be analyzed accurately and at the same time efficiently. Subsequently, the Markov chain, which is used to model the AVS system, is explained thoroughly. Describing the voltage adaptation by a Markov model is a beneficial approach, which can be used to evaluate the power saving potential and reliability of the Pre-Error AVS system. In the last section of the chapter, the stability of the AVS control loop is discussed, which has to be ensured for proper system operation.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Notes

  1. 1.

    The Markov model is named after Andrei Markov, who developed his famous theory about stochastic processes in 1906 [56]. Since than the Markov chain has been applied in many scientific fields, like biology [57, 58], information theory [59, 60], finance [61] and even in music for algorithmic composition [62, 63].

  2. 2.

    The pre-error probabilities P pre are again extracted from the SPICE simulation results. For a longer pre-error detection window more transitions are detected as pre-error and P pre increases.

  3. 3.

    The exponential dependence of the sub-threshold leakage current on the drain-source voltage results from drain-induced barrier lowering (DIBL) in short channel devices [66].

  4. 4.

    To ensure proper sampling, the incoming data also has to be kept stable for a minimum amount of time after the triggering edge of the clock (hold time constraint). However, in contrast to the setup-time, the hold-time constraint is relaxed when the supply voltage is scaled. Therefore, the hold time is not considered in the following.

References

  1. M. Wirnshofer, L. Heiss, G. Georgakos, D. Schmitt-Landsiedel, A variation-aware adaptive voltage scaling technique based on in-situ delay monitoring, in Proceedings of the 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) (2011), pp. 261–266

    Chapter  Google Scholar 

  2. M. Lüders, B. Eversmann, J. Gerber, K. Huber, R. Kuhn, D. Schmitt-Landsiedel, R. Brederlow, A fully-integrated system power aware LDO for energy harvesting applications, in Proceedings of the Symposium on VLSI Circuits (VLSI) (2011), pp. 244–245

    Google Scholar 

  3. R.B. Hitchcock, G.L. Smith, D.D. Cheng, Timing analysis of computer hardware. IBM J. Res. Dev. 26(1), 100–105 (1982)

    Article  Google Scholar 

  4. J. Bhasker, C. Rakesh, Static Timing Analysis for Nanometer Designs: A Practical Approach (Springer, New York, 2009)

    Google Scholar 

  5. C. Knoth, U. Schlichtmann, Characterization of standard cells, in Process Variations and Probabilistic Integrated Circuit Design (Springer, New York, 2012)

    Google Scholar 

  6. A. Markov, Rasprostranenie zakona bol’shih chisel na velichiny, zavisyaschie drug ot druga, in Izvestiya Fiziko-Matematicheskogo Obschestva pri Kazanskom Universitete, vol. 15 (1906), pp. 135–156. Reprinted in: R. Howard, Dynamic Probabilistic Systems: Markov Models, Dover Books on Mathematics, Appendix B (1971)

    Google Scholar 

  7. C. Burge, S. Karlin, Prediction of complete gene structures in human genomic DNA. J. Mol. Biol. 268(1), 78–94 (1997)

    Article  Google Scholar 

  8. J. Sebat, B. Lakshmi, J. Troge, J. Alexander, J. Young, P. Lundin, S. Maner, H. Massa, M. Walker, M. Chi, N. Navin, R. Lucito, J. Healy, J. Hicks, K. Ye, A. Reiner, T.C. Gilliam, B. Trask, N. Patterson, A. Zetterberg, M. Wigler, Large-scale copy number polymorphism in the human genome. Science 305(5683), 525–528 (2004)

    Article  ADS  Google Scholar 

  9. C.E. Shannon, A mathematical theory of communication. Bell Syst. Tech. J. 27, 623–656 (1948)

    MathSciNet  Google Scholar 

  10. L. Page, S. Brin, R. Motwani, T. Winograd, The PageRank citation ranking: Bringing order to the web. Stanford InfoLab, Tech. Rep. (1999)

    Google Scholar 

  11. R.A. Jarrow, D. Lando, S.M. Turnbull, A Markov model for the term structure of credit risk spreads. Rev. Financ. Stud. 10, 481–523 (1997)

    Article  Google Scholar 

  12. K. McAlpine, E. Miranda, S. Hoggar, Making music with algorithms: A case-study system. Comput. Music J. 23, 19–30 (1999)

    Article  Google Scholar 

  13. F. Pachet, P. Roy, G. Barbieri, Finite-length Markov processes with constraints, in Proceedings of the 22nd International Joint Conference on Artificial Intelligence (IJCAI) (2011), pp. 635–642

    Google Scholar 

  14. A. Papoulis, S.U. Pillai, Probability, Random Variables, and Stochastic Processes (McGraw-Hill, New York, 2002)

    Google Scholar 

  15. N. Weste, D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective (Pearson Education, Upper Saddle River, 2005)

    Google Scholar 

  16. Y. Taur, T. Ning, Fundamentals of Modern VLSI Devices (Cambridge University Press, Cambridge, 2009)

    Google Scholar 

  17. M. El-Nozahi, A. Amer, J. Torres, K. Entesari, E. Sanchez-Sinencio, High PSR low drop-out regulator with feed-forward ripple cancellation technique. IEEE J. Solid-State Circuits 45(3), 565–577 (2010)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Wirnshofer, M. (2013). Modeling the AVS Control Loop. In: Variation-Aware Adaptive Voltage Scaling for Digital CMOS Circuits. Springer Series in Advanced Microelectronics, vol 41. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-6196-4_6

Download citation

  • DOI: https://doi.org/10.1007/978-94-007-6196-4_6

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-007-6195-7

  • Online ISBN: 978-94-007-6196-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics