Skip to main content

Partial Reconfiguration on Xilinx FPGAs

  • Chapter
  • First Online:
Book cover Guide to FPGA Implementation of Arithmetic Functions

Abstract

Partial Reconfiguration (PR) is the ability to change a portion (the reconfigurable partition) of the device without disturbing the normal operation of the rest (the static partition). A typical PR application is a reconfigurable coprocessor which switches the configuration of the reconfigurable partition at run-time when required by the application. The main advantage is the ability to map different coprocessor configurations in the reconfigurable partition in a time-multiplexed way, reducing the required area.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 249.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Xilinx (2011a) Partial reconfiguration user’s guide (UG702)

    Google Scholar 

  2. Xilinx (2010a) Virtex-5 FPGA configuration user guide (UG191)

    Google Scholar 

  3. Avnet (2009) Virtex-5 LX evaluation kit. User guide

    Google Scholar 

  4. Xilinx (2010b) Virtex-5 FPGA user guide (UG190)

    Google Scholar 

  5. Xilinx (2011b) LogiCORE IP XPS HWICAP (DS586)

    Google Scholar 

  6. Xilinx (2010c) LogiCORE IP XPS multi-channel external memory controller (DS575)

    Google Scholar 

  7. Numonyx (2007) NumonyxTM embedded flash memory J3 v.D datasheet

    Google Scholar 

  8. Xilinx (2010d) XST user guide for virtex-4, virtex-5, spartan-3 and newer CPLD devices (UG627)

    Google Scholar 

  9. Xilinx (2011d) Data2MEM user guide (UG658)

    Google Scholar 

  10. Xilinx (2011c) Command line tools user guide (UG628)

    Google Scholar 

  11. PldTool (2010) Xilinx BIT bitstream files. http://www.pldtool.com/pdf/fmt_xilinxbit.pdf. Accessed July 2011

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Jean-Pierre Deschamps .

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Deschamps, JP., Sutter, G.D., Cantó, E. (2012). Partial Reconfiguration on Xilinx FPGAs. In: Guide to FPGA Implementation of Arithmetic Functions. Lecture Notes in Electrical Engineering, vol 149. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-2987-2_16

Download citation

  • DOI: https://doi.org/10.1007/978-94-007-2987-2_16

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-007-2986-5

  • Online ISBN: 978-94-007-2987-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics