Abstract
In this chapter, we show how to protect digital circuits against hold time violations due to process variability. First, a motivation in this issue is drawn. Then different options of how to provide the protection are presented.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
BLAAUW, D.; CHOPRA, K. CAD Tools for Variation Tolerance. In: Design Automation Conference, DAC, 42., 2005. Proceedings… New York: IEEE/ACM, 2005.
SHENOY, N. V.; BRAYTON, R. K.; SANGIOVANNI-VINCENTELLI, A. L. Minimum Padding to Satisfy Short Path Constraints. In: IEEE/ACM International Conference on Computer Aided Design, ICCAD. Proceedings… [S.l.: s.n.], 1993. p. 156–161.
Visweswariah, C. Statistical Analysis and Design of Digital Integrated Circuits. Invited Presentation at EDA Forum, 2005, Hannover, Germany.
Visweswariah, C. Statistical Analysis and Optimization in the Presence of Gate and Interconnect Delay Variations. In: International Workshop on System Level Interconnect Prediction, SLIP, 2006, Munich. Proceedings… New York: ACM, 2006. p. 37.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Neuberger, G., Wirth, G., Reis, R. (2014). Protecting Circuits Against Hold Time Violations. In: Protecting Chips Against Hold Time Violations Due to Variability. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-2427-3_10
Download citation
DOI: https://doi.org/10.1007/978-94-007-2427-3_10
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-007-2426-6
Online ISBN: 978-94-007-2427-3
eBook Packages: EngineeringEngineering (R0)