Abstract
In this book, a design flow for reversible logic has been proposed. That is, methods ranging from synthesis, embedding, optimization, verification, and debugging have been introduced and experimentally evaluated. Combining the respective approaches, a design flow results that already can handle functions and circuits of notable size. The uniform RevLib-format for reversible functions and circuits (see www.revlib.org) thereby builds the basis to link the respective steps together. The respective approaches are available by RevKit (see www.revkit.org). So, designer of reversible circuits have a first continuous and consistent flow to create their circuits.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
M. Perkowski, J. Biamonte, M. Lukac, Test generation and fault localization for quantum circuits, in Int’l Symp. on Multi-Valued Logic (2005), pp. 62–68
I. Polian, T. Fiehn, B. Becker, J.P. Hayes, A family of logical fault models for reversible circuits, in Asian Test Symp. (2005), pp. 422–427
K.N. Patel, J.P. Hayes, I.L. Markov, Fault testing for reversible circuits. IEEE Trans. CAD 23(8), 1220–1230 (2004)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Wille, R., Drechsler, R. (2010). Summary and Conclusions. In: Towards a Design Flow for Reversible Logic. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9579-4_8
Download citation
DOI: https://doi.org/10.1007/978-90-481-9579-4_8
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-9578-7
Online ISBN: 978-90-481-9579-4
eBook Packages: EngineeringEngineering (R0)