Abstract
This chapter brings out the motivation for our research, together with the rudimentary background information on high-speed serial interface standards. The chapter then enumerates the challenges that we are facing in high-speed serial interface testing, validation and debugging, and finally outlines our solutions to some of the most pressing challenges.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Reference
Y. Fan, Y. Cai and Z. Zilic, "A High Accuracy, High Throughput Jitter Test Solution on ATE for 3 Gbps and 6 Gbps Serial-ATA," Proceedings of IEEE International Test Conference, Oct. 2007
Y. Fan and Z. Zilic, “Bit Error Rate Testing of Communication Interfaces,” IEEE Transactions on Instrumentation and Measurements, Vol. 57, No. 5, pp. 897-906, May 2008
P. Noel, F. Zarkeshvari and T. Kwasniewski, “Recent Advances in High-Speed Serial I/O Trends, Standards and Techniques,” Proceedings of 18th Canadian Conference on Electrical and Computer Engineering, 2005
Texas Instruments Incorporated http://www.ti.com
Y. Fan and Z. Zilic, "A Versatile Scheme for Validation, Testing and Debugging of High Speed Serail Interfaces," Proceedings of IEEE High Level Design Validation and Test Workshop, HLDVT’09, Nov. 2009
Xilinx, Inc. Introducing Virtex-6 and Spartan-6 FPGA Families, http://www.xilinx.com/products/v6s6.htm
T. Miyazaki, M. Hashimoto and H. Onodera, “A Performance Prediction of Clock Generation PLLs: A Ring Oscillator Based PLL and an LC Oscillator Based PLL,” IEICE Transactions on Electronics 2005 E88-C (3): 437-444
IEEE 802.3 Ethernet Working Group. http://www.ieee802.org/3/
ITRS. The International Technology Roadmap for Semiconductors, 2007 Edition
H. Johnson and M. Graham, High-Speed Signal Propagation Advanced Black Magic, Prentice Hall PTR, 2003
Y. Fan and Z. Zilic "Accelerating Jitter Tolerance Qualification for High Speed Serial Interfaces," Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED'09, March. 2009
Altera Corporation, Innovating with a Full Spectrum of 40-nm FPGAs and ASICs with Transceivers, white paper
Y. Fan and Z. Zilic, "Qualifying Serial Interface Jitter Rapidly and Cost-effectively," Springer Journal of Electronic Testing: Theory and Applications, Volume 26, 2010, 17 pages, DOI: 10.1007/s10836-009-5131-5
Y. Fan, Y. Cai, L. Fang, A. Verma, B. Burcanowski, Z. Zilic and S. Kumar, “An Accelerated Jitter Tolerance Test Technique on ATE for 1.5GG/s and 3 GB/s Serial-ATA,” Proceedings of IEEE International Test Conference, Oct. 2006
Altera Corporation. Mercury Programmable Logic Device Family Data Sheet, San Jose, California, January 2003
M. P. Li, Jitter, Noise, and Signal Integrity at High-Speed, Prentice Hall, 2007
A. Hajimiri and T. H. Lee, The Design of Low Noise Oscillators, Kluwer Academic Publishers, 1999
Serial ATA International Organization: Serial ATA Revision 3.0. Gold Revision, June 2, 2009
Altera Corporation. Stratix IV Device Datasheet, December 2008 http://www.altera.com/literature/hb/stratix-iv/stx4_5v4_01.pdf
Cisco Systems Inc. http://www.cisco.com
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2011 Springer Science+Business media B.V.
About this chapter
Cite this chapter
Fan, Y., Zilic, Z. (2011). Introduction. In: Accelerating Test, Validation and Debug of High Speed Serial Interfaces. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9398-1_1
Download citation
DOI: https://doi.org/10.1007/978-90-481-9398-1_1
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-9397-4
Online ISBN: 978-90-481-9398-1
eBook Packages: EngineeringEngineering (R0)