Abstract
To prove the effectiveness of the developed methods, a wide range of experiments were carried out. Experiments were performed using a commonly accepted set of benchmarks. The obtained results were compared to other, also commonly accepted academic tools. Some experiments were carried out also using two vendor tools. Due to the large number of experiments, the results are presented mostly in analytical form - using graphs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Ashenden, P.: The Designer’s Guide to VHDL. Morgan Kaufmann Publishers (2002)
Czerwinski, R.: The FSMs state assignment for PAL-based matrix programmable structures. PhD thesis, Silesian University of Technology, Gliwice (2006) (in Polish)
Czerwinski, R., Kania, D.: State assignment for PAL-based CPLDs. In: Proceedings of the Eighth Euromicro Symposium on Digital System Design, DSD 2005, pp. 127–134. IEEE Computer Society Press, Porto (2005)
Czerwinski, R., Kania, D.: CPLD-oriented synthesis of finite state machines. In: Proceedings of the 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, DSD 2009, pp. 521–528. IEEE Computer Society Press, Patras (2009)
Czerwinski, R., Kania, D.: Synthesis of finite state machines for CPLDs. International Journal of Applied Mathematics and Computer Science 19(4), 647–659 (2009)
Czerwinski, R., Kania, D.: A synthesis of high speed finite state machines. Bulletin of the Polish Academy of Sciences - Technical Sciences 58(4), 635–643 (2010)
Czerwinski, R., Kania, D.: Area and speed oriented synthesis of FSMs for PAL-based CPLDs. Microprocessors and Microsystems 36(1), 45–61 (2012)
Czerwinski, R., Kulisz, J.: State machine description oriented towards effective usage of vendor-independent synthesis tool. In: IFAC Workshop on Programmable Devices and Embedded Systems, PDES 2009, pp. 27–32 (2009)
Czerwinski, R., Kania, D., Kulisz, J.: FSMs state encoding targeting at logic level minimization. Bulletin of the Polish Academy of Sciences 54(4), 479–487 (2006)
Kania, D.: Two-level logic synthesis on PAL-based CPLD and FPGA using decomposition. In: Proceedings of 25th Euromicro Conference, pp. 278–281. IEEE Computer Society Press, Milan (1999)
Kania, D.: Two-level logic synthesis on PALs. Electronics Letters 35, 879–880 (1999)
Kania, D.: A technology mapping algorithm for PAL-based devices using multi-output function graphs. In: Proceedings of 26th Euromicro Conference, pp. 146–153. IEEE Computer Society Press, Maastricht (2000)
Kania, D.: Decomposition-based synthesis and its application in PAL-oriented technology mapping. In: Proceedings of 26th Euromicro Conference, pp. 138–145. IEEE Computer Society Press, Maastricht (2000)
Kania, D.: An efficient approach to synthesis of multi-output boolean functions on PAL-based devices. IEE Proceedings on Computer and Digital Techniques 150(3), 143–149 (2003)
Kania, D.: The logic synthesis for the PAL-based CPLDs. Silesian University of Technology, Gliwice (2004) (in Polish)
Kania, D.: A new approach to logic synthesis of multi-output boolean functions on PAL-based CPLDs. In: Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI 2007, Italy, pp. 152–155 (2007)
Kania, D., Kulisz, J.: Logic synthesis for PAL-based CPLD-s based on two-stage decomposition. The Journal of Systems and Software 80(7), 1129–1141 (2007)
Kania, D., Milik, A.: Logic synthesis based on decomposition for CPLDs. Microprocessors and Microsystems 34(1), 25–38 (2010)
Kania, D., Kulisz, J., Milik, A.: A novel method of two-stage decomposition dedicated for PAL-based CPLDs. In: Proceedings of the Eighth Euromicro Symposium on Digital System Design, DSD 2005, pp. 114–121. IEEE Computer Society Press, Porto (2005)
Kania, D., Milik, A., Kulisz, J.: Decomposition of multiple-output functions for CPLDs. In: Proceedings of the Eighth Euromicro Symposium on Digital System Design, DSD 2005, pp. 442–449. IEEE Computer Society Press, Porto (2005)
Lin, B., Newton, R.: Synthesis of multiple level logic from symbolic high-level description languages. In: Proceedings of the International Conference on VLSI, pp. 187–206 (1989)
MCNC, LGSynth’91 benchmarks. Collaborative Benchmarking Laboratory, Department of Computer Science at North Carolina State University (1991), http://www.cbl.ncsu.edu:16080/benchmarks/LGSynth91/
Opara, A., Kania, D.: Decomposition-based logic synthesis for PAL-based CPLDs. International Journal of Applied Mathematics and Computer Science (AMCS) 20(2), 367–384 (2010)
Skahill, K.: VHDL for programmable logic. Addison-Wesley Publ. (1996)
Villa, T., Sangiovanni-Vincentelli, A.: NOVA: State assignment for finite state machines for optimal two-level logic implementation. IEEE Transactions on Computer-Aided Design 9, 905–924 (1990)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Czerwinski, R., Kania, D. (2013). Experiments. In: Finite State Machine Logic Synthesis for Complex Programmable Logic Devices. Lecture Notes in Electrical Engineering, vol 231. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-36166-1_8
Download citation
DOI: https://doi.org/10.1007/978-3-642-36166-1_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-36165-4
Online ISBN: 978-3-642-36166-1
eBook Packages: EngineeringEngineering (R0)