Abstract
Monostable to Bistable (MOBILE) gates are very suitable for the implementation of gate-level pipelines which can be achieved without resorting to memory elements. MOBILE operating principle is implemented using two series connected Negative Differential Resistance (NDR) devices with a clocked bias. This paper describes and experimentally validates a two-phase clock scheme for such MOBILE based ultra-grain pipelines. Up to our knowledge it is the first MOBILE working circuit reported with this interconnection architecture. The proposed interconnection architecture is applied to the design of a 4-bit Carry Look-ahead Adder.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Mazumder, P., Kulkarni, S., Bhattacharya, M., Sun, J.P., Haddad, G.I.: Digital circuit applications of resonant tunneling devices. Proc. IEEE 86, 664–686 (1998)
Choi, S., Jeong, Y., Lee, J., Yang, K.: A Novel High-Speed Multiplexing IC Based on Resonant Tunneling Diodes. IEEE Trans. on Nanotechnology 8(4), 482–486 (2009)
Karda, K., Brockman, J., Sutar, S., Seabaugh, A., Nahas, J.: Bistable-Body Tunnel SRAM. IEEE Trans. Nanotechnology PP(9), 1 (2010)
Goto, E., Murata, K., Nakazawa, K., Nakagawa, K., Moto-Oka, T., Ishibashi, Y., Soma, T., Wada, E.: Esaki diode high-speed logical circuits. IRE Trans. Elect. Comp. EC-9, 25–29 (1960)
AKeyoshi, T., et al.: Weighted sum threshold logic operation of MOBILE’s (Monostable Bistable Logic Element) using resonant-tunnelling transistors. IEEE Electron. Device Lett. 14, 475–477 (1993)
Mohan, S., et al.: Ultrafast pipelined arithmetic using quantum electronic devices. In: IEE Proceedings of the Computers and Digital Techniques, vol. 141(2), pp. 104–110 (March 1994)
Matsuzaki, H., Fukuyama, H., Enoki, T.: Analysis of Transient Response and Operating Speed of MOBILE. IEEE Trans. on Electron Devices 51(4), 616–622 (2004)
Avedillo, M.J., Quintana, J.M., Pettenghi, H.: Self-Latching Operation of MOBILE Circuits using Series-Connection of RTDs and Transistors. IEEE Trans. on Circuits and Systems-II 53(5), 334–338 (2006)
Núñez, J., Avedillo, M.J., Quintana, J.M.: Simplified single-phase clock scheme for MOBILE networks. Electronics Letters 47(11), 648–650 (2011)
Núñez, J., Avedillo, M.J., Quintana, J.M.: Domino Inspired MOBILE Networks. Electronics Letters 48(5) (February 2012)
Núñez, J., Avedillo, M.J., Quintana, J.M.: Efficient Realisation of MOS-NDR Threshold Logic Gates. IET Electronics Letters 45(23), 1158–1160 (2009)
Chung, S.Y., et al.: Si/SiGe resonant interband tunnel diode with fr0 20.2GHz and peak current density 218 kA/cm2 for K-band mixed-signal applications. IEEE Electro. Device Lett. 27, 364–367 (2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Núñez, J., Avedillo, M.J., Quintana, J.M. (2013). Two-Phase MOBILE Interconnection Schemes for Ultra-Grain Pipeline Applications. In: Ayala, J.L., Shang, D., Yakovlev, A. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2012. Lecture Notes in Computer Science, vol 7606. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-36157-9_17
Download citation
DOI: https://doi.org/10.1007/978-3-642-36157-9_17
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-36156-2
Online ISBN: 978-3-642-36157-9
eBook Packages: Computer ScienceComputer Science (R0)