Skip to main content

Evaluating the Worst-Case Performance of Flash Translation Layer

  • Conference paper

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 341))

Abstract

NAND-based block devices are widely used in various computing devices, and the intesive studies have been performed to improve the average performance of NAND-based block devices with desiging efficient flash translation layer (FTL) schemes. However, the worst-case performance has been beyond the focus. The goal of this work is to evaluate the worst-case performance of the representive FTL schemes. The trace-drive simulation shows that the page mapping scheme delivers the best worst-case performance. In contrast, the FAST scheme and the SBAST scheme, which deliver a good average performance, are bad in the aspect of the worst-case performance.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Ban, A.: Flash file system. United States Patent, No. 5,404,485 (1995)

    Google Scholar 

  2. Ban, A.: Flash file system optimized for page-mode flash technologies. United States Patent, No. 5,937,425 (1999)

    Google Scholar 

  3. Kim, J., Kim, J.M., Noh, S., Min, S., Cho, Y.: A space-efficient flash translation layer for compactflash systems. IEEE Transactions on Consumer Electronics 48, 366–375 (2002)

    Article  Google Scholar 

  4. Lee, S., Park, D., Chung, T., Choi, W., Lee, D., Park, S., Song, H.: A log buffer based flash translation layer using fully associative sector translation. ACM Transactions on Embedded Computing Systems 6(3) (2007)

    Google Scholar 

  5. Shin, I.: Light weight sector mapping scheme for NAND-based block devices. IEEE Transactions on Consumer Electronics 56, 651–656 (2010)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Shin, I. (2012). Evaluating the Worst-Case Performance of Flash Translation Layer. In: Kim, Th., Ramos, C., Abawajy, J., Kang, BH., Ślęzak, D., Adeli, H. (eds) Computer Applications for Modeling, Simulation, and Automobile. MAS ASNT 2012 2012. Communications in Computer and Information Science, vol 341. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-35248-5_5

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-35248-5_5

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-35247-8

  • Online ISBN: 978-3-642-35248-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics